View gist:5f11bafb2f055690175a1eae992f20ed
-- We can start the lagrange (and initialize the mm2s and s2mm) either when we didn't do so already, | |
-- or we did, and an interpolation has finished by now. | |
start_in <= start and ((not started) or (done_in)); | |
s2mm_inst: entity work.s2mm | |
Port Map( | |
clk => clk, | |
rst => start_in, | |
s_ready => so_ready_in, |
View gist:ed44ab6d98eb50d5b84366668c7e3c98
entity s2mm is | |
Port ( | |
clk: in std_logic; | |
rst: in std_logic; | |
s_ready: out std_logic; | |
s_valid: in std_logic; | |
s_data: in std_logic_vector(39 downto 0); | |
mm_ena: out std_logic := '0'; |