Navigation Menu

Skip to content

Instantly share code, notes, and snippets.

View davidxia's full-sized avatar
🏠
EST working hours

David Xia davidxia

🏠
EST working hours
View GitHub Profile
@davidxia
davidxia / davidxia.sh
Last active December 15, 2015 14:08
my tmux-powerline theme
# Default Theme
if patched_font_in_use; then
TMUX_POWERLINE_SEPARATOR_LEFT_BOLD="⮂"
TMUX_POWERLINE_SEPARATOR_LEFT_THIN="⮃"
TMUX_POWERLINE_SEPARATOR_RIGHT_BOLD="⮀"
TMUX_POWERLINE_SEPARATOR_RIGHT_THIN="⮁"
else
TMUX_POWERLINE_SEPARATOR_LEFT_BOLD="◀"
TMUX_POWERLINE_SEPARATOR_LEFT_THIN="❮"
@davidxia
davidxia / lunch_and_learn-2012-9-7.md
Created September 20, 2012 20:29
NYC Lunch and Learn - September 21, 2012 - Neville Li & David Xia

NYC Lunch and Learn

September 21, 2012

Neville Li & David Xia

To me vi is zen. To use vi is to practice zen. Every command is a koan. Profound to the user, unintelligible to the uninitiated. You discover truth every time you use it. — Satish Reddy

Vim Basics

#/bin/bash
# Debian package dependencies:
# build-essential - for GCC, GNU Make, etc.
# curl - obviously
# exuberant-ctags - for Vim Tagbar
# git - obviously
# tmux - obviously
# vim-nox - Vim with python and ruby support
# zsh - obviously
@davidxia
davidxia / Monaco-Powerline.otf
Created September 19, 2012 18:26 — forked from baopham/Monaco for Powerline.otf
Patched font Monaco for OSX Vim-Powerline
@davidxia
davidxia / lunch_and_learn-2012-9-7.md
Created September 6, 2012 21:43
NYC Lunch and Learn - September 7, 2012 - Neville Li & David Xia

NYC Lunch and Learn

September 7, 2012

Neville Li & David Xia

Use Command Line Shortcuts

Basic

@davidxia
davidxia / latency.txt
Created June 4, 2012 02:49 — forked from jboner/latency.txt
Latency numbers every programmer should know
L1 cache reference 0.5 ns
Branch mispredict 5 ns
L2 cache reference 7 ns 14x L1 cache
Mutex lock/unlock 25 ns
Main memory reference 100 ns 20x L2 cache, 200x L1 cache
Compress 1K bytes with Zippy 3,000 ns
Send 1K bytes over 1 Gbps network 10,000 ns 0.01 ms
Read 4K randomly from SSD 150,000 ns 0.15 ms
Read 1 MB sequentially from memory 250,000 ns 0.25 ms
Round trip within same datacenter 500,000 ns 0.5 ms