Skip to content

Instantly share code, notes, and snippets.

@edcote edcote/synplify.md
Created Apr 9, 2018

Embed
What would you like to do?
Synplify

Timing constraints

Synplify users are recommended to use FDC format constraint files. I have found the TCL View and constraint syntax checker in constraint editor GUI to be helpful.

# clocks
create_clock -name {clk_20} [get_ports {clock}] -period 20
# inputs/output delays
set_input_delay  -clock {c:clk_20} -add_delay [expr {20*0.01}] [all_inputs]
set_output_delay -clock {c:clk_20} -add_delay [expr {20*0.01}] [all_outputs]

Notes

Make sure to set option auto_constraint_io to false. Options num_critical_paths and num_startend_points must be set to obtain meaningful timing reports.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
You can’t perform that action at this time.