Skip to content

Instantly share code, notes, and snippets.

@godspeed1989
Created May 6, 2013 06:49
Show Gist options
  • Star 0 You must be signed in to star a gist
  • Fork 0 You must be signed in to fork a gist
  • Save godspeed1989/5523696 to your computer and use it in GitHub Desktop.
Save godspeed1989/5523696 to your computer and use it in GitHub Desktop.
zedboard linux dts
/dts-v1/;
/ {
model = "Xilinx Zynq ZED";
compatible = "xlnx,zynq-zed";
#address-cells = <0x1>;
#size-cells = <0x1>;
interrupt-parent = <&gic>;
ps7_ddr_0: memory@0 {
device_type = "memory";
reg = <0x0 0x20000000>;
};
chosen {
bootargs = "console=ttyPS0,115200 root=/dev/ram rw initrd=0x800000,8M earlyprintk rootfstype=ext4 rootwait devtmpfs.mount=0";
// bootargs = "console=ttyPS0,115200 root=/dev/mmcblk0p2 rw earlyprintk rootfstype=ext4 rootwait devtmpfs.mount=0";
linux,stdout-path = "/amba@0/uart@E0001000";
};
cpus {
#address-cells = <1>;
#cpus = <0x2>;
#size-cells = <0>;
ps7_cortexa9_0: cpu@0 {
clock-frequency = <666666687>;
compatible = "xlnx,ps7-cortexa9-1.00.a";
d-cache-line-size = <0x20>;
d-cache-size = <0x8000>;
device_type = "cpu";
i-cache-line-size = <0x20>;
i-cache-size = <0x8000>;
model = "ps7_cortexa9,1.00.a";
reg = <0>;
timebase-frequency = <333333343>;
xlnx,cpu-1x-clk-freq-hz = <0x69f6bcb>;
xlnx,cpu-clk-freq-hz = <0x27bc86bf>;
} ;
ps7_cortexa9_1: cpu@1 {
clock-frequency = <666666687>;
compatible = "xlnx,ps7-cortexa9-1.00.a";
d-cache-line-size = <0x20>;
d-cache-size = <0x8000>;
device_type = "cpu";
i-cache-line-size = <0x20>;
i-cache-size = <0x8000>;
model = "ps7_cortexa9,1.00.a";
reg = <1>;
timebase-frequency = <333333343>;
xlnx,cpu-1x-clk-freq-hz = <0x69f6bcb>;
xlnx,cpu-clk-freq-hz = <0x27bc86bf>;
} ;
} ;
ps7_axi_interconnect_0: axi@0 {
#address-cells = <1>;
#size-cells = <1>;
compatible = "xlnx,ps7-axi-interconnect-1.00.a", "simple-bus";
ranges ;
gic: intc@f8f01000 {
interrupt-controller;
compatible = "arm,cortex-a9-gic";
#interrupt-cells = <0x3>;
reg = < 0xf8f01000 0x1000 >,
< 0xf8f00100 0x0100 >;
};
pl310@f8f02000 {
compatible = "arm,pl310-cache";
cache-unified;
cache-level = <2>;
reg = <0xf8f02000 0x1000>;
arm,data-latency = <3 2 2>;
arm,tag-latency = <2 2 2>;
interrupts = <0 34 4>;
};
uart@e0001000 {
compatible = "xlnx,ps7-uart-1.00.a";
reg = <0xe0001000 0x1000>;
interrupts = <0x0 0x32 0x0>;
interrupt-parent = <&gic>;
clock = <50000000>;
};
timer@0xf8001000 {
compatible = "xlnx,ps7-ttc-1.00.a";
reg = <0xf8001000 0x1000>;
interrupts = <0 10 0>,<0 11 0>,<0 12 0>;
interrupt-parent = <&gic>;
clock-frequency-timer0 = <0x7ed6b40>;
clock-frequency-timer1 = <0x7ed6b40>;
clock-frequency-timer2 = <0x7ed6b40>;
};
swdt@f8005000 {
device_type = "watchdog";
compatible = "xlnx,ps7-wdt-1.00.a";
reg = <0xf8005000 0x100>;
clock-frequency = <111111111>;
};
ps7_ethernet_0: eth@e000b000 {
compatible = "xlnx,ps7-ethernet-1.00.a";
reg = <0xe000b000 0x1000>;
interrupts = <0x0 0x16 0x0>;
interrupt-parent = <&gic>;
phy-handle = <&phy0>;
#address-cells = <0x1>;
#size-cells = <0x0>;
xlnx,ptp-enet-clock = <111111111>;
xlnx,slcr-div0-1000Mbps = <8>;
xlnx,slcr-div0-100Mbps = <8>;
xlnx,slcr-div0-10Mbps = <8>;
xlnx,slcr-div1-1000Mbps = <1>;
xlnx,slcr-div1-100Mbps = <5>;
xlnx,slcr-div1-10Mbps = <50>;
mdio {
#address-cells = <1>;
#size-cells = <0>;
phy0: phy@0 {
compatible = "marvell,88e1510";
device_type = "ethernet-phy";
reg = <0x0>;
marvell,reg-init = <0x3 0x10 0xff00 0x1e 0x3 0x11 0xfff0 0xa>;
};
};
};
ps7_i2c: i2c@41600000 {
compatible = "xlnx,axi-iic-1.01.b", "xlnx,xps-iic-2.00.a";
interrupt-parent = <&gic>;
interrupts = <0x0 0x38 0x4>;
reg = <0x41600000 0x10000>;
#size-cells = <0x0>;
#address-cells = <0x1>;
};
sdhci@e0100000 {
compatible = "xlnx,ps7-sdhci-1.00.a";
reg = <0xe0100000 0x1000>;
interrupts = <0x0 0x18 0x0>;
interrupt-parent = <&gic>;
/*xlnx,has-cd = <0x1>;*/
clock-frequency = <0x1fc9f08>;
};
usb@e0002000 {
compatible = "xlnx,ps7-usb-1.00.a";
reg = <0xe0002000 0x1000>;
interrupts = <0x0 0x15 0x0>;
interrupt-parent = <&gic>;
dr_mode = "host";
phy_type = "ulpi";
};
gpiops: gpio@e000a000 {
compatible = "xlnx,ps7-gpio-1.00.a";
#gpio-cells = <2>;
reg = <0xe000a000 0x1000>;
interrupts = <0x0 0x14 0x0>;
interrupt-parent = <&gic>;
gpio-controller;
};
qspi@e000d000 {
compatible = "xlnx,ps7-qspi-1.00.a";
reg = <0xe000d000 0x1000>;
interrupts = <0x0 0x13 0x0>;
interrupt-parent = <&gic>;
speed-hz = <0xbebc200>;
bus-num = <0x1>;
num-chip-select = <0x1>;
is-dual = <0x0>;
};
devcfg@f8007000 {
compatible = "xlnx,ps7-dev-cfg-1.00.a";
reg = <0xf8007000 0x1000>;
interrupts = <0x0 0x8 0x0>;
interrupt-parent = <&gic>;
};
axi_dma: axidma@40400000 {
#address-cells = <0x1>;
#size-cells = <0x1>;
#dma-cells = <0x1>;
compatible = "xlnx,axi-dma";
reg = <0x40400000 0x1000>;
xlnx,sg-include-stscntrl-strm = <0x0>;
dma-channel@40400000 {
compatible = "xlnx,axi-dma-mm2s-channel";
interrupts = <0x0 0x3a 0x4>;
xlnx,datawidth = <0x20>;
xlnx,include-dre = <0x0>;
};
};
axi_spdif: axi-spdif-tx@0x75c00000 {
compatible = "adi,axi-spdif-tx-1.00.a";
reg = <0x75c00000 0x1000>;
clock-frequency = <0xbb8000>;
};
axi_vdma: axivdma@43000000 {
#address-cells = <0x1>;
#size-cells = <0x1>;
#dma-cells = <0x1>;
compatible = "xlnx,axi-vdma";
reg = <0x43000000 0x1000>;
xlnx,include-sg = <0x0>;
xlnx,num-fstores = <0x3>;
dma-channel@43000000 {
compatible = "xlnx,axi-vdma-mm2s-channel";
interrupts = <0x0 0x3b 0x4>;
xlnx,datawidth = <0x40>;
xlnx,genlock-mode = <0x0>;
xlnx,include-dre = <0x0>;
};
};
cf-adv7x11-core@70e00000 {
compatible = "adi,cf-adv7x11-core-1.00.a";
reg = <0x70e00000 0x10000 0x79000000 0x10000>;
slave_adapter = <&ps7_i2c>;
dma-request = <&axi_vdma 0x0>;
};
xlnx_pcm: xilinx_pcm_audio {
compatible = "xilinx-pcm-audio";
dma-request = <&axi_dma 0x0>;
};
adv7511_hdmi_snd {
compatible = "adv7511-hdmi-snd";
cpu-dai = <&axi_spdif>;
pcm = <&xlnx_pcm>;
};
leds {
compatible = "gpio-leds";
mmc_led {
label = "mmc_led";
gpios = <&gpiops 7 0>;
linux,default-trigger = "mmc0";
};
};
zed_oled {
compatible = "dglnt,pmodoled-gpio";
/* GPIO Pins */
vbat-gpio = <&gpiops 55 0>;
vdd-gpio = <&gpiops 56 0>;
res-gpio = <&gpiops 57 0>;
dc-gpio = <&gpiops 58 0>;
/* SPI-GPIOs */
spi-bus-num = <2>;
spi-speed-hz = <4000000>;
spi-sclk-gpio = <&gpiops 59 0>;
spi-sdin-gpio = <&gpiops 60 0>;
};
};
};
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment