Skip to content

Instantly share code, notes, and snippets.

What would you like to do?
plantuml mixed signal timing diagrams
clock clk with period 1
binary "Enable" as EN
analog "Vcore" as VDD
EN is low
VDD is 0
VDD is 1.8
EN is high
EN is low
VDD is 1.8
VDD is 0.3
Copy link

matt-chv commented Apr 28, 2020


Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment