Skip to content

Instantly share code, notes, and snippets.

@matt-chv

matt-chv/mixed_beta_20200428.puml

Last active April 28, 2020 12:15
Show Gist options
  • Star 0 You must be signed in to star a gist
  • Fork 0 You must be signed in to fork a gist
  • Save matt-chv/968eda3d736da35743c6f368bfc86a19 to your computer and use it in GitHub Desktop.
Save matt-chv/968eda3d736da35743c6f368bfc86a19 to your computer and use it in GitHub Desktop.
Download ZIP
plantuml mixed signal timing diagrams
Raw
mixed_beta_20200428.puml
@startuml
clock clk with period 1
binary "Enable" as EN
analog "Vcore" as VDD
@0
EN is low
VDD is 0
@1
VDD is 1.8
@3
EN is high
@10
EN is low
@11
VDD is 1.8
@20
VDD is 0.3
@enduml
@matt-chv
Copy link
Author

mixed_beta_20200428_interpolated

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment