Created
July 14, 2016 16:23
-
-
Save mleise/4ed5637371ca5cea07bef8241adc7d80 to your computer and use it in GitHub Desktop.
Pentium III-M (Tualatin, 512kb L2-cache)
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Building package cpuid in /home/marco/.dub/packages/cpuid-0.2.4/ | |
Generating test runner configuration '__test__library__' for 'library' (library). | |
Performing "unittest" build using dmd for x86. | |
cpuid 0.2.4: building configuration "__test__library__"... | |
Linking... | |
Running .dub/packages/cpuid-0.2.4/__test__library__ | |
################ Unified Information ################ | |
Cores per CPU = 1 | |
Threads per CPU = 1 | |
------------------ TLB Information ------------------ | |
Instruction TLB: | |
- - - - - ITLB1: - - - - - - - - - - - - - - - - - - | |
Page size = 4 KB | |
Pages count = 32 | |
Pages count = 32 | |
Associativity: 4-way associative | |
Data TLB: | |
- - - - - DTLB1: - - - - - - - - - - - - - - - - - - | |
Page size = 4 KB | |
Pages count = 64 | |
Pages count = 64 | |
Associativity: 4-way associative | |
Unified TLB: | |
----------------- Cache Information ----------------- | |
Instruction Cache: | |
- - - - - ICache1: - - - - - - - - - - - - - - - - - | |
Cache size = 16 KB | |
Line = 32 bytes | |
Cores per cache = 1 | |
Inclusive: false | |
Associativity: 4-way associative | |
Data Cache: | |
- - - - - DCache1: - - - - - - - - - - - - - - - - - | |
Cache size = 16 KB | |
Line = 32 bytes | |
Cores per cache = 1 | |
Inclusive: false | |
Associativity: 4-way associative | |
Unified Cache: | |
- - - - - UCache1: - - - - - - - - - - - - - - - - - | |
Cache size = 512 KB | |
Line = 32 bytes | |
Cores per cache = 1 | |
Inclusive: false | |
Associativity: 8-way associative | |
################## x86 Information ################## | |
vendor: GenuineIntel | |
brand: Intel(R) Pentium(R) III Mobile CPU 866MHz | |
vendorIndex: 0x8 | |
brandIndex: 0x6 | |
maxBasicLeaf: 0x2 | |
maxExtendedLeaf: 0x80000004 | |
clflushLineSize: 0x0 | |
maxLogicalProcessors: 0x0 | |
initialAPIC: 0x0 | |
stepping: 0x1 | |
model: 0xB | |
family: 0x6 | |
type: 0x0 | |
extendedModel: 0x0 | |
extendedFamily: 0x0 | |
sse3: false | |
pclmulqdq: false | |
dtes64: false | |
monitor: false | |
ds_cpl: false | |
vmx: false | |
smx: false | |
eist: false | |
tm2: false | |
ssse3: false | |
cnxt_id: false | |
sdbg: false | |
fma: false | |
cmpxchg16b: false | |
xtpr: false | |
pdcm: false | |
pcid: false | |
dca: false | |
sse41: false | |
sse42: false | |
x2apic: false | |
movbe: false | |
popcnt: false | |
tsc_deadline: false | |
aes: false | |
xsave: false | |
osxsave: false | |
avx: false | |
f16c: false | |
rdrand: false | |
fpu: true | |
vme: true | |
de: true | |
pse: true | |
tsc: true | |
msr: true | |
pae: true | |
mce: true | |
cx8: true | |
apic: false | |
sep: true | |
mtrr: true | |
pge: true | |
mca: true | |
cmov: true | |
pat: true | |
pse36: true | |
psn: false | |
clfsh: false | |
ds: false | |
acpi: false | |
mmx: true | |
fxsr: true | |
sse: true | |
sse2: false | |
ss: false | |
htt: false | |
tm: false | |
pbe: false | |
All unit tests have been run successfully. |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment