Last active
December 14, 2022 10:13
-
-
Save pdp7/d30718d7af40bf01d376 to your computer and use it in GitHub Desktop.
webpack ise
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
The environment variables are written to settings[32|64].(c)sh at "/opt/Xilinx/14.7/ISE_DS". To launch the Xilinx tools, first source the settings script: | |
C-shell 64 bit environment... | |
source /opt/Xilinx/14.7/ISE_DS/settings64.csh | |
Shell, Bash shell, Korn Shell 64 bit environment... | |
. /opt/Xilinx/14.7/ISE_DS/settings64.sh | |
C-shell 32 bit environment... | |
source /opt/Xilinx/14.7/ISE_DS/settings32.csh | |
Shell, Bash shell, Korn Shell 32 bit environment... | |
. /opt/Xilinx/14.7/ISE_DS/settings32.sh | |
Project: | |
Project Name: logitest | |
Project Path: /media/ssd/home/afustini/dev/fpga/logitest | |
Working Directory: /media/ssd/home/afustini/dev/fpga/logitest | |
Description: | |
Top Level Source Type: HDL | |
Device: | |
Device Family: Spartan6 | |
Device: xc6slx9 | |
Package: tqg144 | |
Speed: -2 | |
Top-Level Source Type: HDL | |
Synthesis Tool: XST (VHDL/Verilog) | |
Simulator: ISim (VHDL/Verilog) | |
Preferred Language: VHDL | |
Property Specification in Project File: Store all values | |
Manual Compile Order: false | |
VHDL Source Analysis Standard: VHDL-93 | |
Message Filtering: disabled | |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment