public
Created

  • Download Gist
gistfile1.txt
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30
vivado -mode tcl -source syn.tcl
 
read_verilog lm32_cpu.v
read_verilog lm32_instruction_unit.v
read_verilog lm32_decoder.v
read_verilog lm32_load_store_unit.v
read_verilog lm32_adder.v
read_verilog lm32_addsub.v
read_verilog lm32_logic_op.v
read_verilog lm32_shifter.v
read_verilog lm32_multiplier.v
read_verilog lm32_mc_arithmetic.v
read_verilog lm32_interrupt.v
read_verilog lm32_ram.v
read_verilog lm32_dp_ram.v
read_verilog lm32_icache.v
read_verilog lm32_dcache.v
read_verilog lm32_top.v
read_verilog lm32_debug.v
read_verilog lm32_jtag.v
read_verilog jtag_cores.v
read_verilog jtag_tap_spartan6.v
read_verilog lm32_itlb.v
read_verilog lm32_dtlb.v
#read_xdc ./Sources/bft_full.xdc
synth_design -top lm32_cpu -part xc7k70tfbg484-2 -flatten rebuilt
#write_checkpoint -force out/post_synth
place_design
route_design
quit

Please sign in to comment on this gist.

Something went wrong with that request. Please try again.