Skip to content

HTTPS clone URL

Subversion checkout URL

You can clone with
or
.
Download ZIP
Browse files

xpp: pri: fix RS1 init in E1 CAS mode

Force some reserved bits to really be 1 in E1 mode (otherwise
terrorists will win).

(Closes issue DAHLIN-264)

Signed-off-by: Oron Peled <oron.peled@xorcom.com>

git-svn-id: http://svn.asterisk.org/svn/dahdi/linux/trunk@10346 a0bf4364-ded3-4de4-8d8a-66a801d63aff
  • Loading branch information...
commit 272abc7510ecc46b2c269e2f727b8113a4959e23 1 parent 4a4c302
Oron Peled authored Tzafrir Cohen committed
Showing with 11 additions and 0 deletions.
  1. +11 −0 drivers/dahdi/xpp/card_pri.c
View
11 drivers/dahdi/xpp/card_pri.c
@@ -1034,6 +1034,17 @@ static int pri_lineconfig(xpd_t *xpd, int lineconfig)
}
#endif
if(force_cas) {
+ if(priv->pri_protocol == PRI_PROTO_E1) {
+ int rs1 = 0x0B;
+
+ /*
+ * Set correct X1-X3 bits in the E1 CAS MFAS
+ * They are unused in E1 and should be 1
+ */
+ XPD_DBG(GENERAL, xpd, "%s: rs1(0x%02X) = 0x%02X\n",
+ __FUNCTION__, REG_RS1_E, rs1);
+ write_subunit(xpd, REG_RS1_E, rs1);
+ }
xsp |= REG_XSP_E_CASEN; /* Same as REG_FMR5_T_EIBR for T1 */
}
XPD_DBG(GENERAL, xpd, "%s: xsp(0x%02X) = 0x%02X\n", __FUNCTION__, REG_XSP_E, xsp);
Please sign in to comment.
Something went wrong with that request. Please try again.