Connections for DIY logic analyzer test.

gistfile1.txt

/*********************************************************************************/
/* The MIT License (MIT)                                                         */
/*                                                                               */
/* Copyright (c) 2013, Aaron Herting                                             */
/*                                                                               */
/* Permission is hereby granted, free of charge, to any person obtaining a copy  */
/* of this software and associated documentation files (the "Software"), to deal */
/* in the Software without restriction, including without limitation the rights  */
/* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell     */
/* copies of the Software, and to permit persons to whom the Software is         */
/* furnished to do so, subject to the following conditions:                      */
/*                                                                               */
/* The above copyright notice and this permission notice shall be included in    */
/* all copies or substantial portions of the Software.                           */
/*                                                                               */
/* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR    */
/* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,      */
/* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE   */
/* AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER        */
/* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, */
/* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN     */
/* THE SOFTWARE.                                                                 */
/*********************************************************************************/


graph conn {
	rankdir=LR;

	n[
		shape=none,
		label=<
			<table>
				<tr><td>Arduino Nano v3.0</td></tr>

				<tr><td port="ground">Ground</td></tr>
				<tr><td port="power">5 Volt</td></tr>

				<tr><td port="2">Pin 2</td></tr>
				<tr><td port="3">Pin 3</td></tr>
				<tr><td port="4">Pin 4</td></tr>
				<tr><td port="5">Pin 5</td></tr>
				<tr><td port="6">Pin 6</td></tr>
				<tr><td port="7">Pin 7</td></tr>
			</table>
		>
	];
	
	
	d[
		shape=none,
		label=<
			<table>
				<tr><td>Arduino Diecimilia</td></tr>

				<tr><td port="ground">Ground</td></tr>
				<tr><td port="power">5 Volt</td></tr>

				<tr><td port="12">Pin 12</td></tr>
				<tr><td port="13">Pin 13</td></tr>
			</table>
		>
	];

	ds[
		shape=none,
		label=<
			<table>
				<tr><td>Digispark rev2</td></tr>

				<tr><td port="ground">Ground</td></tr>
				<tr><td port="power">5 Volt</td></tr>

				<tr><td port="0">Pin 0</td></tr>
			</table>
		>
	];
	

	n:power -- d:power;
	n:ground -- d:ground;
	
	n:power -- ds:power;
	n:ground -- ds:ground;

	n:2 -- ds:0;

	n:3 -- d:13;
	n:4 -- d:12;

	label="Connections for Test Data Collection\nDIY Logic Analyzer\nAaron Herting\n20131221";
}