ssvb

Little endian MIPS74K @480MHz without FPU, GCC 7.2.0

Without DSP r2:

# JSIMD_FORCENONE=1 ./tjbench-static test-image.ppm 75 -fastdct

Using fastest DCT/IDCT algorithm

>>>>>  BGR (Top-down) <--> JPEG GRAY Q75  <<<<<

ssvb

<< MIPSELo32 >> OpenWrt ~/libjpeg-turbo/build # JSIMD_FORCENONE=1 ./tjbench-static test-image.ppm 95

>>>>>  BGR (Top-down) <--> JPEG GRAY Q95  <<<<<

Image size: 2592 x 1944
Compress      --> Frame rate:         0.448023 fps
                  Output image size:  1225591 bytes
                  Compression ratio:  12.334085:1
                  Throughput:         2.257520 Megapixels/sec
                  Output bit stream:  4.392744 Megabits/sec

ssvb

Testing libjpeg-turbo master 70327296e21343ed991a291601f9621edeb37003 on a softfloat little endian MIPS74K hardware:

<< MIPSELo32 >> OpenWrt ~ # cd libjpeg-turbo/
<< MIPSELo32 >> OpenWrt ~/libjpeg-turbo # mkdir build
<< MIPSELo32 >> OpenWrt ~/libjpeg-turbo # cd build/
<< MIPSELo32 >> OpenWrt ~/libjpeg-turbo/build # cmake ..
-- The C compiler identification is GNU 7.2.0
-- Check for working C compiler: /usr/bin/cc
-- Check for working C compiler: /usr/bin/cc -- works
-- Detecting C compiler ABI info

ssvb

$ cat test.c 
typedef short JCOEF;
typedef unsigned char JSAMPLE;
typedef unsigned int JDIMENSION;
typedef JCOEF *JCOEFPTR;        /* useful in a couple of places */

#define GETJSAMPLE(value)  ((int)(value))
#define CENTERJSAMPLE   128
#define FAST_FLOAT float

ssvb

From bd714466d306c1affb94da77b3343797c5e6450d Mon Sep 17 00:00:00 2001
From: Siarhei Siamashka <siarhei.siamashka@gmail.com>
Date: Sat, 12 Dec 2015 04:30:55 +0200
Subject: [PATCH] OpenRISC (or1k) support for GCC 4.9.2

This is the difference between 80794b79e069d2dc28e15d2843ef55a7066ed9a1
from https://github.com/openrisc/or1k-gcc.git and vanilla GCC 4.9.2
---
 ChangeLog.or1k                                     |    8 +
 config.guess                                       |    5 +-

ssvb

U-Boot SPL 2016.01-00352-ge77e0e4-dirty (Jan 24 2016 - 10:26:33)
DRAM:DRAM driver version: V1.0
DRAM Type = 3 (2:DDR2,3:DDR3,6:LPDDR2,7:LPDDR3)
DRAM clk = 672 MHz
DRAM zq value: 3b3bbb
DRAM single rank full DQ OK
DRAM size = 1024 MB
DRAM init ok
 1024 MiB
Trying to boot from MMC

ssvb

diff --git a/arch/arm/mach-sun4i/devices.c b/arch/arm/mach-sun4i/devices.c
index ff56e9a..e4425f8 100644
--- a/arch/arm/mach-sun4i/devices.c
+++ b/arch/arm/mach-sun4i/devices.c
@@ -35,6 +35,7 @@
 #include <asm/mach/arch.h>
 #include <asm/mach/time.h>
 #include <asm/setup.h>
+#include <asm/pmu.h>
 #include <mach/hardware.h>

ssvb

Allwinner H64, TOC0 style boot, FEL button pressed

01400000: 00010003
01400004: 00020003
01400008: 00030003
0140000c: 00040003
01400010: 00110003
01400014: 00120003
01400018: 00130003
0140001c: 00140003

ssvb

root@android:/ # busybox free                                                  
             total         used         free       shared      buffers
Mem:        362016       280000        82016            0         4656
-/+ buffers:             275344        86672
Swap:            0            0            0

ssvb

From 44eac78981c07cf2f73a338d3e34eed685f6309d Mon Sep 17 00:00:00 2001
From: Siarhei Siamashka <siarhei.siamashka@gmail.com>
Date: Mon, 25 Jul 2016 17:42:19 +0300
Subject: [PATCH] OpenRISC support for GCC 5.3.0

This is the difference between dfad8a2635433704c74c70db28c3559867c2e362
from https://github.com/openrisc/or1k-gcc.git and vanilla GCC 5.3.0
---
 ChangeLog.or1k                                     |    8 +
 config/picflag.m4                                  |    3 +