Skip to content

Instantly share code, notes, and snippets.

00:00.0 Host bridge: Intel Corporation Haswell-ULT DRAM Controller (rev 09)
Subsystem: Intel Corporation Device 2054
Control: I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- DisINTx-
Status: Cap+ 66MHz- UDF- FastB2B+ ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort+ >SERR- <PERR- INTx-
Latency: 0
Capabilities: <access denied>
Kernel driver in use: hsw_uncore
00:02.0 VGA compatible controller: Intel Corporation Haswell-ULT Integrated Graphics Controller (rev 09) (prog-if 00 [VGA controller])
Subsystem: Intel Corporation Device 2054
@sudsy
sudsy / cylinder.obj
Last active August 18, 2021 02:11
wavefront cylinder with normals
# File produced by Open Asset Import Library (http://www.assimp.sf.net)
# (assimp v5.0.3029775719)
mtllib $blobfile.mtl
# 34 vertex positions
v 1 0 0
v 0.9238795 0 0.38268346
v 0.9238795 1 0.38268346
v 1 1 0