Skip to content

Instantly share code, notes, and snippets.

@3Nigma
Created July 9, 2013 23:03
Show Gist options
  • Star 0 You must be signed in to star a gist
  • Fork 0 You must be signed in to fork a gist
  • Save 3Nigma/5962112 to your computer and use it in GitHub Desktop.
Save 3Nigma/5962112 to your computer and use it in GitHub Desktop.
G+ VHDL SDRAM reading problem
addr : out std_logic_vector (SDR_ADDR_WIDTH - 1 downto 0);
data : in std_logic_vector (SDR_DATA_WIDTH - 1 downto 0);
...
addr(addr'length - 1 downto 0) <= data(addr'length - 1 downto 0);
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment