gistfile1.txt

'''
Generate a primitive to place at every I/O
Unlike CLB tests, the LFSR for this is inside the ROI, not driving it
'''

import os
import random
random.seed(int(os.getenv("SEED"), 16))
from prjxray import util
from prjxray import verilog
import sys


def gen_iobs():
    '''
    IOB33S: main IOB of a diff pair
    IOB33M: secondary IOB of a diff pair
    IOB33: not a diff pair. Relatively rare (at least in ROI...2 of them?)
    Focus on IOB33S to start
    '''

    """
    Refernece output
    (env) mcmaster@phantom:~/sf/prjxray/fuzzers/005-tilegrid/iob$ make -j 1
    ...
    + python3 /home/mcmaster/sf/prjxray/fuzzers/005-tilegrid/iob/top.py
    XRAY_DATABASE_ROOT /home/mcmaster/sf/prjxray/fuzzers/005-tilegrid/iob/../build/basicdb
    Total sites 3291
    IOB33S sites 24
    RAMB18E1 sites 10
    SLICE sites 1800
    ../fuzzaddr/common.mk:12: recipe for target 'build/specimen_001/OK' failed
    make: *** [build/specimen_001/OK] Error 1
    """
    print("XRAY_DATABASE_ROOT", os.getenv("XRAY_DATABASE_ROOT"), file=sys.stderr)
    print("Total sites", len(list(util.get_roi().gen_sites())), file=sys.stderr)
    print("IOB33S sites", len(list(util.get_roi().gen_sites(["IOB33S"]))), file=sys.stderr)
    print("RAMB18E1 sites", len(list(util.get_roi().gen_sites(["RAMB18E1"]))), file=sys.stderr)
    print("SLICE sites", len(list(util.get_roi().gen_sites(['SLICEL', 'SLICEM']))), file=sys.stderr)
    sys.exit(1)
    for _tile_name, site_name, site_type in util.get_roi().gen_sites(
            # ['IOB33', 'IOB33S']):
            # FIXME: special cases on IOB33
        ['IOB33S']):
        yield site_name, site_type


def write_params(ports):
    pinstr = ''
    for site, (name, dir_, cell) in sorted(ports.items(), key=lambda x: x[1]):
        # pinstr += 'set_property -dict "PACKAGE_PIN %s IOSTANDARD LVCMOS33" [get_ports %s]' % (packpin, port)
        pinstr += '%s,%s,%s,%s\n' % (site, name, dir_, cell)
    open('params.csv', 'w').write(pinstr)


def run():
    # All possible values
    iosites = {}
    for site_name, site_type in gen_iobs():
        iosites[site_name] = site_type

    # Assigned in this design
    ports = {}
    DIN_N = 0
    DOUT_N = 0

    def remain_sites():
        return set(iosites.keys()) - set(ports.keys())

    def rand_site():
        '''Get a random, unused site'''
        return random.choice(list(remain_sites()))

    def assign_i(site, name):
        nonlocal DIN_N

        assert site not in ports
        cell = "di_bufs[%u].ibuf" % DIN_N
        DIN_N += 1
        ports[site] = (name, 'input', cell)

    def assign_o(site, name):
        nonlocal DOUT_N

        assert site not in ports
        cell = "do_bufs[%u].obuf" % DOUT_N
        DOUT_N += 1
        ports[site] = (name, 'output', cell)

    # Assign at least one di and one do
    assign_i(rand_site(), 'di[0]')
    assign_o(rand_site(), 'do[0]')
    # Now assign the rest randomly
    while len(remain_sites()):
        if random.randint(0, 1):
            assign_i(rand_site(), 'di[%u]' % DIN_N)
        else:
            assign_o(rand_site(), 'do[%u]' % DOUT_N)

    write_params(ports)

    print(
        '''
`define N_DI %u
`define N_DO %u

module top(input wire [`N_DI-1:0] di, output wire [`N_DO-1:0] do);
    genvar i;

    //Instantiate BUFs so we can LOC them

    wire [`N_DI-1:0] di_buf;
    generate
        for (i = 0; i < `N_DI; i = i+1) begin:di_bufs
            IBUF ibuf(.I(di[i]), .O(di_buf[i]));
        end
    endgenerate

    wire [`N_DO-1:0] do_unbuf;
    generate
        for (i = 0; i < `N_DO; i = i+1) begin:do_bufs
            OBUF obuf(.I(do_unbuf[i]), .O(do[i]));
        end
    endgenerate

    roi roi(.di(di_buf), .do(do_unbuf));
endmodule

//Arbitrary terminate into LUTs
module roi(input wire [`N_DI-1:0] di, output wire [`N_DO-1:0] do);
    genvar i;

    generate
        for (i = 0; i < `N_DI; i = i+1) begin:dis
            (* KEEP, DONT_TOUCH *)
            LUT6 #(
                    .INIT(64'h8000_0000_0000_0001)
            ) lut (
                    .I0(di[i]),
                    .I1(di[i]),
                    .I2(di[i]),
                    .I3(di[i]),
                    .I4(di[i]),
                    .I5(di[i]),
                    .O());
        end
    endgenerate

    generate
        for (i = 0; i < `N_DO; i = i+1) begin:dos
            (* KEEP, DONT_TOUCH *)
            LUT6 #(
                    .INIT(64'h8000_0000_0000_0001)
            ) lut (
                    .I0(),
                    .I1(),
                    .I2(),
                    .I3(),
                    .I4(),
                    .I5(),
                    .O(do[i]));
        end
    endgenerate
endmodule
    ''' % (DIN_N, DOUT_N))


if __name__ == '__main__':
    run()

• '[' -f /home/oguz286/Projects/FPGA/prjxray/fuzzers/005-tilegrid/iob/top.py ']'
• XRAY_DATABASE_ROOT=/home/oguz286/Projects/FPGA/prjxray/fuzzers/005-tilegrid/iob/../build/basicdb
• python3 /home/oguz286/Projects/FPGA/prjxray/fuzzers/005-tilegrid/iob/top.py
  XRAY_DATABASE_ROOT /home/oguz286/Projects/FPGA/prjxray/fuzzers/005-tilegrid/iob/../build/basicdb
  Total sites 2960
  IOB33S sites 0
  RAMB18E1 sites 10
  SLICE sites 1800
  make[1]: *** [../fuzzaddr/common.mk:12: build/specimen_001/OK] Error 1
  make[1]: Leaving directory '/home/oguz286/Projects/FPGA/prjxray/fuzzers/005-tilegrid/iob'
  make: *** [Makefile:29: iob/build/segbits_tilegrid.tdb] Error 2

(env) mcmaster@phantom:~/sf/prjxray/fuzzers/005-tilegrid/iob$ echo $XRAY_PART
xc7a50tfgg484-1
(env) mcmaster@phantom:~/sf/prjxray/fuzzers/005-tilegrid/iob$ echo $XRAY_ROI
SLICE_X0Y100:SLICE_X35Y149 RAMB18_X0Y40:RAMB18_X0Y59 RAMB36_X0Y20:RAMB36_X0Y29 DSP48_X0Y40:DSP48_X0Y59 IOB_X0Y100:IOB_X0Y149
(env) mcmaster@phantom:~/sf/prjxray/fuzzers/005-tilegrid/iob$ echo $XRAY_ROI_GRID_X1
0
(env) mcmaster@phantom:~/sf/prjxray/fuzzers/005-tilegrid/iob$ echo $XRAY_ROI_GRID_X2
58