-
-
Save Kwiboo/d845079184895b2d4643f3f5d65a176f to your computer and use it in GitHub Desktop.
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
DDR V1.17 992b933606 typ 23/04/25-10:10:19 | |
In | |
LP4/4x derate en, other dram:1x trefi | |
ddrconfig:0 | |
LPDDR4X, 324MHz | |
BW=32 Col=10 Bk=8 CS0 Row=16 CS=1 Die BW=16 Size=2048MB | |
change to: 324MHz | |
clk skew:0x61 | |
change to: 528MHz | |
clk skew:0x58 | |
change to: 780MHz | |
clk skew:0x58 | |
change to: 1560MHz(final freq) | |
clk skew:0x1c | |
out | |
U-Boot SPL 2023.07 (Jul 25 2023 - 06:21:19 +0000) | |
Trying to boot from MMC2 | |
## Checking hash(es) for config config-1 ... OK | |
## Checking hash(es) for Image atf-1 ... sha256+ OK | |
## Checking hash(es) for Image u-boot ... sha256+ OK | |
## Checking hash(es) for Image fdt-1 ... sha256+ OK | |
## Checking hash(es) for Image atf-2 ... sha256+ OK | |
## Checking hash(es) for Image atf-3 ... sha256+ OK | |
## Checking hash(es) for Image atf-4 ... sha256+ OK | |
## Checking hash(es) for Image atf-5 ... sha256+ OK | |
## Checking hash(es) for Image atf-6 ... sha256+ OK | |
INFO: Preloader serial: 2 | |
NOTICE: BL31: v2.3():v2.3-607-gbf602aff1:cl | |
NOTICE: BL31: Built : 10:16:03, Jun 5 2023 | |
INFO: GICv3 without legacy support detected. | |
INFO: ARM GICv3 driver initialized in EL3 | |
INFO: pmu v1 is valid 220114 | |
INFO: dfs DDR fsp_param[0].freq_mhz= 1560MHz | |
INFO: dfs DDR fsp_param[1].freq_mhz= 324MHz | |
INFO: dfs DDR fsp_param[2].freq_mhz= 528MHz | |
INFO: dfs DDR fsp_param[3].freq_mhz= 780MHz | |
INFO: Using opteed sec cpu_context! | |
INFO: boot cpu mask: 0 | |
INFO: BL31: Initializing runtime services | |
WARNING: No OPTEE provided by BL2 boot loader, Booting device without OPTEE initialization. SMC`s destined for OPTEE will return SMC_UNK | |
ERROR: Error initializing runtime service opteed_fast | |
INFO: BL31: Preparing for EL3 exit to normal world | |
INFO: Entry point address = 0xa00000 | |
INFO: SPSR = 0x3c9 | |
U-Boot 2023.07 (Jul 25 2023 - 06:21:19 +0000) | |
Model: Radxa E25 Carrier Board | |
DRAM: 2 GiB | |
PMIC: RK8090 (on=0x40, off=0x00) | |
Core: 318 devices, 29 uclasses, devicetree: separate | |
MMC: mmc@fe2b0000: 1, mmc@fe310000: 0 | |
Loading Environment from nowhere... OK | |
In: serial@fe660000 | |
Out: serial@fe660000 | |
Err: serial@fe660000 | |
Model: Radxa E25 Carrier Board | |
Net: No ethernet found. | |
Hit any key to stop autoboot: 0 | |
=> scsi scan | |
scanning bus for devices... | |
Target spinup took 0 ms. | |
AHCI 0001.0300 32 slots 1 ports 6 Gbps 0x1 impl SATA mode | |
flags: ncq stag pm led clo only pmp fbss pio slum part ccc apst | |
Device 0: (0:0) Vendor: ATA Prod.: TS256GMTS430S Rev: 22Z2 | |
Type: Hard Disk | |
Capacity: 244198.3 MB = 238.4 GB (500118192 x 512) | |
=> pci enum | |
=> pci | |
BusDevFun VendorId DeviceId Device Class Sub-Class | |
_____________________________________________________________ | |
00.00.00 0x1d87 0x3566 Bridge device 0x04 | |
01.00.00 0x10ec 0x8125 Network controller 0x00 | |
02.00.00 0x1d87 0x3566 Bridge device 0x04 | |
03.00.00 0x10ec 0x8125 Network controller 0x00 | |
=> net list | |
eth0 : eth_rtl8169 86:41:4b:83:b3:2c active | |
eth1 : eth_rtl8169 86:41:4b:83:b3:2d | |
=> bdinfo | |
boot_params = 0x0000000000000000 | |
DRAM bank = 0x0000000000000000 | |
-> start = 0x0000000000200000 | |
-> size = 0x000000007fe00000 | |
flashstart = 0x0000000000000000 | |
flashsize = 0x0000000000000000 | |
flashoffset = 0x0000000000000000 | |
baudrate = 115200 bps | |
relocaddr = 0x000000007ff0a000 | |
reloc off = 0x000000007f50a000 | |
Build = 64-bit | |
current eth = eth_rtl8169 | |
ethaddr = 86:41:4b:83:b3:2c | |
IP addr = <NULL> | |
fdt_blob = 0x000000007dbebff0 | |
new_fdt = 0x000000007dbebff0 | |
fdt_size = 0x0000000000013da0 | |
lmb_dump_all: | |
memory.cnt = 0x1 / max = 0x10 | |
memory[0] [0x200000-0x7fffffff], 0x7fe00000 bytes flags: 0 | |
reserved.cnt = 0x2 / max = 0x10 | |
reserved[0] [0x7cbe5000-0x7fffffff], 0x0341b000 bytes flags: 0 | |
reserved[1] [0x7dbe79e0-0x7fffffff], 0x02418620 bytes flags: 0 | |
devicetree = separate | |
serial addr = 0x00000000fe660000 | |
width = 0x0000000000000004 | |
shift = 0x0000000000000002 | |
offset = 0x0000000000000000 | |
clock = 0x00000000016e3600 | |
arch_number = 0x0000000000000000 | |
TLB addr = 0x000000007ffe0000 | |
irq_sp = 0x000000007dbebfe0 | |
sp start = 0x000000007dbebfe0 | |
Early malloc usage: 1708 / 20000 | |
=> mmc dev 0 | |
switch to partitions #0, OK | |
mmc0(part 0) is current device | |
=> mmc info | |
Device: mmc@fe310000 | |
Manufacturer ID: 70 | |
OEM: 0 | |
Name: T22708 | |
Bus Speed: 52000000 | |
Mode: MMC DDR52 (52MHz) | |
Rd Block Len: 512 | |
MMC version 5.0 | |
High Capacity: Yes | |
Capacity: 7.1 GiB | |
Bus Width: 8-bit DDR | |
Erase Group Size: 512 KiB | |
HC WP Group Size: 8 MiB | |
User Capacity: 7.1 GiB | |
Boot Capacity: 4 MiB ENH | |
RPMB Capacity: 4 MiB ENH | |
Boot area 0 is not write protected | |
Boot area 1 is not write protected | |
=> mmc dev 1 | |
switch to partitions #0, OK | |
mmc1 is current device | |
=> mmc info | |
Device: mmc@fe2b0000 | |
Manufacturer ID: 3 | |
OEM: 5344 | |
Name: SD32G | |
Bus Speed: 50000000 | |
Mode: SD High Speed (50MHz) | |
Rd Block Len: 512 | |
SD version 3.0 | |
High Capacity: Yes | |
Capacity: 29.7 GiB | |
Bus Width: 4-bit | |
Erase Group Size: 512 Bytes | |
=> |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment