Last active
October 29, 2017 13:28
-
-
Save Nemweb/f23f0c0ae34286cc408d81109879042e to your computer and use it in GitHub Desktop.
Example code of 74HC595 shift-register control via SPI with PIC18F2550
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
// PIC18F2550 Configuration Bit Settings | |
// 'C' source line config statements | |
// CONFIG1L | |
#pragma config PLLDIV = 5 // PLL Prescaler Selection bits (Divide by 5 (20 MHz oscillator input)) | |
#pragma config CPUDIV = OSC1_PLL2// System Clock Postscaler Selection bits ([Primary Oscillator Src: /1][96 MHz PLL Src: /2]) | |
#pragma config USBDIV = 1 // USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1) (USB clock source comes directly from the primary oscillator block with no postscale) | |
// CONFIG1H | |
#pragma config FOSC = HSPLL_HS // Oscillator Selection bits (HS oscillator, PLL enabled (HSPLL)) | |
#pragma config FCMEN = ON // Fail-Safe Clock Monitor Enable bit (Fail-Safe Clock Monitor enabled) | |
#pragma config IESO = OFF // Internal/External Oscillator Switchover bit (Oscillator Switchover mode disabled) | |
// CONFIG2L | |
#pragma config PWRT = ON // Power-up Timer Enable bit (PWRT enabled) | |
#pragma config BOR = ON // Brown-out Reset Enable bits (Brown-out Reset enabled in hardware only (SBOREN is disabled)) | |
#pragma config BORV = 0 // Brown-out Reset Voltage bits (Maximum setting 4.59V) | |
#pragma config VREGEN = OFF // USB Voltage Regulator Enable bit (USB voltage regulator disabled) | |
// CONFIG2H | |
#pragma config WDT = OFF // Watchdog Timer Enable bit (WDT disabled (control is placed on the SWDTEN bit)) | |
#pragma config WDTPS = 32768 // Watchdog Timer Postscale Select bits (1:32768) | |
// CONFIG3H | |
#pragma config CCP2MX = ON // CCP2 MUX bit (CCP2 input/output is multiplexed with RC1) | |
#pragma config PBADEN = OFF // PORTB A/D Enable bit (PORTB<4:0> pins are configured as digital I/O on Reset) | |
#pragma config LPT1OSC = OFF // Low-Power Timer 1 Oscillator Enable bit (Timer1 configured for higher power operation) | |
#pragma config MCLRE = ON // MCLR Pin Enable bit (MCLR pin enabled; RE3 input pin disabled) | |
// CONFIG4L | |
#pragma config STVREN = ON // Stack Full/Underflow Reset Enable bit (Stack full/underflow will cause Reset) | |
#pragma config LVP = OFF // Single-Supply ICSP Enable bit (Single-Supply ICSP disabled) | |
#pragma config XINST = OFF // Extended Instruction Set Enable bit (Instruction set extension and Indexed Addressing mode disabled (Legacy mode)) | |
// CONFIG5L | |
#pragma config CP0 = OFF // Code Protection bit (Block 0 (000800-001FFFh) is not code-protected) | |
#pragma config CP1 = OFF // Code Protection bit (Block 1 (002000-003FFFh) is not code-protected) | |
#pragma config CP2 = OFF // Code Protection bit (Block 2 (004000-005FFFh) is not code-protected) | |
#pragma config CP3 = OFF // Code Protection bit (Block 3 (006000-007FFFh) is not code-protected) | |
// CONFIG5H | |
#pragma config CPB = OFF // Boot Block Code Protection bit (Boot block (000000-0007FFh) is not code-protected) | |
#pragma config CPD = OFF // Data EEPROM Code Protection bit (Data EEPROM is not code-protected) | |
// CONFIG6L | |
#pragma config WRT0 = OFF // Write Protection bit (Block 0 (000800-001FFFh) is not write-protected) | |
#pragma config WRT1 = OFF // Write Protection bit (Block 1 (002000-003FFFh) is not write-protected) | |
#pragma config WRT2 = OFF // Write Protection bit (Block 2 (004000-005FFFh) is not write-protected) | |
#pragma config WRT3 = OFF // Write Protection bit (Block 3 (006000-007FFFh) is not write-protected) | |
// CONFIG6H | |
#pragma config WRTC = OFF // Configuration Register Write Protection bit (Configuration registers (300000-3000FFh) are not write-protected) | |
#pragma config WRTB = OFF // Boot Block Write Protection bit (Boot block (000000-0007FFh) is not write-protected) | |
#pragma config WRTD = OFF // Data EEPROM Write Protection bit (Data EEPROM is not write-protected) | |
// CONFIG7L | |
#pragma config EBTR0 = OFF // Table Read Protection bit (Block 0 (000800-001FFFh) is not protected from table reads executed in other blocks) | |
#pragma config EBTR1 = OFF // Table Read Protection bit (Block 1 (002000-003FFFh) is not protected from table reads executed in other blocks) | |
#pragma config EBTR2 = OFF // Table Read Protection bit (Block 2 (004000-005FFFh) is not protected from table reads executed in other blocks) | |
#pragma config EBTR3 = OFF // Table Read Protection bit (Block 3 (006000-007FFFh) is not protected from table reads executed in other blocks) | |
// CONFIG7H | |
#pragma config EBTRB = OFF // Boot Block Table Read Protection bit (Boot block (000000-0007FFh) is not protected from table reads executed in other blocks) | |
#define _XTAL_FREQ 48000000 | |
#include <xc.h> | |
#define RCLK LATC6 | |
unsigned char const mask[10] = {0xC0, 0xF9, 0xA4, 0xB0, 0x99, 0x92, 0x82, 0xF8, 0x80, 0x90}; | |
void SPI_Write(unsigned char data) | |
{ | |
SSPBUF = data; | |
while(!SSPIF); | |
RCLK = 1; | |
__delay_us(2); | |
RCLK = 0; | |
__delay_us(2); | |
} | |
void main(void) | |
{ | |
unsigned char i; | |
TRISC = 0; | |
TRISB = 0; | |
SSPSTAT = 0x00; | |
SSPCON1 = 0x21; | |
SSPIF = 0; | |
while(1) | |
{ | |
for(i = 0; i < 10; i++) | |
{ | |
SPI_Write(mask[i]); | |
__delay_ms(100); | |
} | |
} | |
} |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment