Skip to content

Instantly share code, notes, and snippets.

@UWINGS-KUNYI

UWINGS-KUNYI/gist:475228881f7c6b5ed31f9bcda60b5c7e

Created May 20, 2018 06:17
Show Gist options
  • Star 0 You must be signed in to star a gist
  • Fork 1 You must be signed in to fork a gist
  • Save UWINGS-KUNYI/475228881f7c6b5ed31f9bcda60b5c7e to your computer and use it in GitHub Desktop.
Save UWINGS-KUNYI/475228881f7c6b5ed31f9bcda60b5c7e to your computer and use it in GitHub Desktop.
Download ZIP
Result of test_dsi86.c
Raw
gistfile1.txt
for ColorBar Test
--------------------------------------------------------
Dump Panel EDID
--------------------------------------------------------
00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
--------------------------------------------------------
00| 00 ff ff ff ff ff ff 00 0e 14 93 1c 00 00 00 00
10| 13 17 01 04 95 16 0e 78 0a a7 9d 91 52 54 93 2b
20| 1a 50 54 00 00 fd 01 01 01 01 01 01 01 01 01 01
30| 01 01 01 01 01 01 28 3c 80 a0 70 b0 23 40 3b 27
40| 36 00 d9 87 00 00 00 1a 28 3c 80 a0 70 b0 23 40
50| 3b 27 36 00 d9 87 00 00 00 1a 00 00 00 fe 00 43
60| 50 54 20 20 20 20 20 20 20 20 20 20 00 00 00 00
70| 00 43 4c 41 41 31 30 31 46 50 30 0a 20 20 00 ba
--------------------------------------------------------
Extract Panel timing from EDID DTD1
--------------------------------------------------------
Pixel Clock 154MHz(154000KHz)
Active zone(Hori.xVert.): 1920x1200
Blinking zone(Hori. & Vert.): 160 & 35
Horizontal sync Offset & Pulse width: 59 & 39
Vertical sync Offset & Pulse width: 3 & 6
Border (Hori. & Vert.): 0 & 0
Display Size(Hori.xVert.): 217x135 mm2
Horizontal sync. Polarity: Positive
Vertical sync. Polarity: Negative
--------------------------------------------------------
dump panel DPCD value
--------------------------------------------------------
DPCD 0000h: 11 0a 02 00 00 00 00 00 00 00 00 00 00 00 00 00
DPCD 0100h: 0a 02 00 09 09 00 00 00 00 00 00 00 00 00 00 00
DPCD 0200h: 00 00 00 00 80 00 55 00 00 00 00 00 00 00 00 00
DPCD 0210h: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
DPCD: REV:1.1, MAX_LINK_RATE:2.7Gbps MAX_LINK_LANE:2
not support ASSR not support Enhance framing
DSI86 PLL has Locked now
SemiTraning result:01
--------------------------------------------------------
00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
--------------------------------------------------------
00| 36 38 49 53 44 20 20 20 02 00 82 00 00 01 00 00
10| 20 00 64 00 00 00 00 00 00 00 00 00 00 00 00 00
20| 80 07 00 00 b0 04 00 00 00 00 00 00 27 00 00 00
30| 03 80 00 00 3e 00 1a 00 3b 00 06 00 10 00 00 00
40| 15 49 00 00 80 00 20 08 d3 04 65 00 1d 00 27 00
50| 03 80 80 07 b0 04 20 00 40 e4 09 00 10 00 90 00
60| a0 60 a4 00 00 09 00 00 00 00 00 00 00 00 00 00
70| 00 00 00 00 00 01 02 01 80 81 00 02 00 00 00 00
80| 00 00 00 00 00 00 00 00 00 1f 7c f0 c1 07 1f 7c
90| f0 c1 07 64 81 00 01 04 01 00 00 00 00 00 00 00
a0| 01 ff ff 00 00 00 00 00 00 00 00 00 00 00 00 00
b0| 04 78 ac ac 08 6c 9c 9c 0c 5c 5c 5c 0c 0c 0c 0c
c0| 3f 3f 0f 00 00 00 00 00 00 00 00 00 00 00 00 00
d0| 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
e0| 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
f0| 00 00 00 00 01 22 00 00 01 00 00 00 00 00 00 00
--------------------------------------------------------
dump panel DPCD value
--------------------------------------------------------
DPCD 0000h: 11 0a 02 00 00 00 00 00 00 00 00 00 00 00 00 00
DPCD 0100h: 0a 02 00 09 09 00 00 00 00 00 00 00 00 00 00 00
DPCD 0200h: 00 00 77 00 01 01 55 00 00 00 00 00 00 00 00 00
DPCD 0210h: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment