Skip to content

Instantly share code, notes, and snippets.

Avatar

Alex James al3xtjames

View GitHub Profile
View gen-input-mono-nf.py
#!/usr/bin/env python3
#
# git clone https://github.com/ryanoasis/nerd-fonts && cd nerd-fonts
# curl -O <this script>
# mkdir incomplete
# find ~/Downloads/Input-Font/Input_Fonts/InputMono/InputMono -name '*.ttf' | parallel fontforge -script font-patcher --mono --adjust-line-height --quiet --outputdir incomplete {}
# mkdir complete
# find ~/Downloads/Input-Font/Input_Fonts/InputMono/InputMono -name '*.ttf' | parallel fontforge -script font-patcher --mono --adjust-line-height --quiet --complete --outputdir complete {}
# python3 gen-input-mono-nf.py
# rm -rf incomplete complete
@al3xtjames
al3xtjames / carbon.css
Last active Feb 21, 2021
Carbon for Reddit
View carbon.css
/* ==UserStyle==
@name Carbon for Reddit
@namespace USO Archive
@author Xyl
@description `Created by /u/ggitaliano and updated by me.For the best experience, you should go to https://www.reddit.com/prefs/ and do the following:Disable "allow subreddits to show me custom themes"Disable "Use the redesign as my default experience"Enable "View user profiles on desktop using legacy mode"Enable "show legacy search page"If you're using RES, disable night mode and Style Tweaks > Nav Top.`
@version 2019329.9.39
@license CC0-1.0
@preprocessor uso
==/UserStyle== */
@-moz-document domain("reddit.com") {
@al3xtjames
al3xtjames / pci_option_rom.tcl
Last active Apr 6, 2019
Hex Fiend binary template for PCI option ROMs
View pci_option_rom.tcl
# PCI option ROM binary template
little_endian
set image_num 0
set image_offset 0
set has_next_image 1
while {$has_next_image == 1} {
section "ROM Header $image_num" {
View psv.tcl
little_endian
requires 0 "50 53 56 00" ; # "PSV\0"
ascii 4 "Signature"
set version [uint32 "Version"]
set flags [uint32 "Flags"]
set key1 [hex 16 "Key 1"]
set key2 [hex 16 "Key 2"]
set signature [hex 20 "Signature"]
set hash [hex 32 "Image Hash"]
set image_size [uint64 "Image Size"]
View cctools-895-otool-objdump-path.diff
--- otool/main.c.orig
+++ otool/main.c
@@ -767,14 +767,17 @@ uint32_t narch_flags,
enum bool all_archs,
enum bool version)
{
- char *objdump;
+ char objdump[MAXPATHLEN];
struct stat stat_buf;
uint32_t i;
View SSDT-DBG.dsl
DefinitionBlock ("", "SSDT", 1, "APPLE ", "Debug", 0x00001000)
{
/*
* Many OEM ACPI implementations have a ADBG function which is used for
* debug logging. In almost all cases, this function calls MDBG, which is
* supposed to be defined in a ACPI debug SSDT (but is usually missing).
* This should make ADBG functional.
*/
Method (MDBG, 1, NotSerialized)
{
View cctools-895-strings-no-lto.diff
--- misc/strings.c.orig
+++ misc/strings.c
@@ -335,7 +335,11 @@ void *cookie)
* If the ofile is not an object file then process it without reguard
* to sections.
*/
- if(ofile->object_addr == NULL || ofile->member_type == OFILE_LLVM_BITCODE){
+ if(ofile->object_addr == NULL
+#ifdef LTO_SUPPORT
+ || ofile->member_type == OFILE_LLVM_BITCODE
View hdef-fake.txt
# lspci -nnnvvv
00:1f.3 Audio device [0403]: Intel Corporation CM238 HD Audio Controller [8086:a171] (rev 31) (prog-if 80)
Subsystem: Dell Device [1028:07be]
Control: I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- DisINTx+
Status: Cap+ 66MHz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- INTx-
Latency: 64
Interrupt: pin B routed to IRQ 17
Region 0: Memory at 7f91028000 (64-bit, non-prefetchable)
Region 4: Memory at 7f91000000 (64-bit, non-prefetchable)
Capabilities: [50] Power Management version 3
View nullcpupm-build.diff
diff --git a/../NullCPUPowerManagement-r11 2/Info.plist b/./Info.plist
index 77edcb2..e386f34 100644
--- a/../NullCPUPowerManagement-r11 2/Info.plist
+++ b/./Info.plist
@@ -6,14 +6,14 @@
<string>English</string>
<key>CFBundleExecutable</key>
<string>${EXECUTABLE_NAME}</string>
- <key>CFBundleName</key>
- <string>${PRODUCT_NAME}</string>
@al3xtjames
al3xtjames / xps_9560_ifr.txt
Last active Feb 13, 2021
Dell XPS 15 9560 (1.9.4) NVRAM edits
View xps_9560_ifr.txt
# Set Intel(R) Speed Shift Technology to Enabled
setup_var 0x4BC 0x1
# Set CFG Lock to Disabled
setup_var 0x4ED 0x0
# Set Above 4GB MMIO BIOS assignment to Enabled
setup_var 0x79A 0x1
# Set EHCI Hand-off to Disabled
setup_var 0x2 0x0
# Set XHCI Hand-off to Disabled