Skip to content

Instantly share code, notes, and snippets.

Alex James al3xtjames

Block or report user

Report or block al3xtjames

Hide content and notifications from this user.

Learn more about blocking users

Contact Support about this user’s behavior.

Learn more about reporting abuse

Report abuse
View GitHub Profile
@al3xtjames
al3xtjames / marlin-o-build.prop
Created Mar 21, 2017
Pixel XL (marlin) Android O DP1
View marlin-o-build.prop
# begin build properties
# autogenerated by buildinfo.sh
ro.build.id=OPP1.170223.012
ro.build.display.id=OPP1.170223.012
ro.build.version.incremental=3793265
ro.build.version.sdk=25
ro.build.version.preview_sdk=1
ro.build.version.codename=O
ro.build.version.all_codenames=O
@al3xtjames
al3xtjames / xps_9560_ifr.txt
Last active Jun 24, 2019
Dell XPS 15 9560 (1.9.4) NVRAM edits
View xps_9560_ifr.txt
# Set Intel(R) Speed Shift Technology to Enabled
setup_var 0x4BC 0x1
# Set CFG Lock to Disabled
setup_var 0x4ED 0x0
# Set Above 4GB MMIO BIOS assignment to Enabled
setup_var 0x79A 0x1
# Set EHCI Hand-off to Disabled
setup_var 0x2 0x0
# Set XHCI Hand-off to Disabled
View simpleMLB.sh
#!/bin/bash
#
# Simple Main Logic Board (MLB) Serial Generator Script by TheRacerMaster
# Based off the work of Hanger1, AGuyWhoIsBored & Alien:X
# NOTE: This is a simple script that doesn't do any checking of other SMBIOS values. It needs valid SMBIOS data which includes the following:
# - Valid SmUUID value in Clover config.plist under SMBIOS (generated using uuidgen)
# - ROM value set to UseMacAddr0 in Clover config.plist (uses MAC address of your first NIC as ROM value)
# - Properly formatted serial number (doesn't have to be a real one, just formatted properly) in Clover config.plist under SMBIOS
# - Don't use a generic serial number (such as Clover's default)! It needs to be at least semi-unique.
# - Try using a generated serial number that isn't real (but formatted correctly) from Clover Configurator, Chameleon Wizard, etc.
@al3xtjames
al3xtjames / pci_option_rom.tcl
Last active Apr 6, 2019
Hex Fiend binary template for PCI option ROMs
View pci_option_rom.tcl
# PCI option ROM binary template
little_endian
set image_num 0
set image_offset 0
set has_next_image 1
while {$has_next_image == 1} {
section "ROM Header $image_num" {
@al3xtjames
al3xtjames / intel_gpu.md
Last active Mar 14, 2019
Intel HD Graphics device/framebuffer information
View intel_gpu.md

Ivy Bridge

Devices

Device ID Model Name
8086:0152 Ivy Bridge GT1 Intel HD Graphics 2500
8086:0162 Ivy Bridge GT2 Intel HD Graphics 4000
8086:0166 Ivy Bridge Mobile GT2 Intel HD Graphics 4000
8086:016A Ivy Bridge GT2 Intel HD Graphics P4000
View psv.tcl
little_endian
requires 0 "50 53 56 00" ; # "PSV\0"
ascii 4 "Signature"
set version [uint32 "Version"]
set flags [uint32 "Flags"]
set key1 [hex 16 "Key 1"]
set key2 [hex 16 "Key 2"]
set signature [hex 20 "Signature"]
set hash [hex 32 "Image Hash"]
set image_size [uint64 "Image Size"]
View cctools-895-otool-objdump-path.diff
--- otool/main.c.orig
+++ otool/main.c
@@ -767,14 +767,17 @@ uint32_t narch_flags,
enum bool all_archs,
enum bool version)
{
- char *objdump;
+ char objdump[MAXPATHLEN];
struct stat stat_buf;
uint32_t i;
View SSDT-DBG.dsl
DefinitionBlock ("", "SSDT", 1, "APPLE ", "Debug", 0x00001000)
{
/*
* Many OEM ACPI implementations have a ADBG function which is used for
* debug logging. In almost all cases, this function calls MDBG, which is
* supposed to be defined in a ACPI debug SSDT (but is usually missing).
* This should make ADBG functional.
*/
Method (MDBG, 1, NotSerialized)
{
View cctools-895-strings-no-lto.diff
--- misc/strings.c.orig
+++ misc/strings.c
@@ -335,7 +335,11 @@ void *cookie)
* If the ofile is not an object file then process it without reguard
* to sections.
*/
- if(ofile->object_addr == NULL || ofile->member_type == OFILE_LLVM_BITCODE){
+ if(ofile->object_addr == NULL
+#ifdef LTO_SUPPORT
+ || ofile->member_type == OFILE_LLVM_BITCODE
View hdef-fake.txt
# lspci -nnnvvv
00:1f.3 Audio device [0403]: Intel Corporation CM238 HD Audio Controller [8086:a171] (rev 31) (prog-if 80)
Subsystem: Dell Device [1028:07be]
Control: I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- DisINTx+
Status: Cap+ 66MHz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- INTx-
Latency: 64
Interrupt: pin B routed to IRQ 17
Region 0: Memory at 7f91028000 (64-bit, non-prefetchable)
Region 4: Memory at 7f91000000 (64-bit, non-prefetchable)
Capabilities: [50] Power Management version 3
You can’t perform that action at this time.