Skip to content

Instantly share code, notes, and snippets.

/debug-output.vhdl

Created June 10, 2017 09:37
Show Gist options
  • Star 0 You must be signed in to star a gist
  • Fork 0 You must be signed in to fork a gist
  • Save anonymous/10dbd774f130933db7d18466d270b5ad to your computer and use it in GitHub Desktop.
Save anonymous/10dbd774f130933db7d18466d270b5ad to your computer and use it in GitHub Desktop.
Download ZIP
Raw
debug-output.vhdl
package body debug is
procedure writelineOut(l: inout line) is
variable tmp : line;
begin
write(tmp, ESC & "[2m[");
write(tmp, now / 1 us * 1 us, UNIT => us, FIELD => 10); -- round to 1us precision
write(tmp, "] "& ESC & "[0m");
write(tmp, l.all);
writeline(output, tmp);
l := new string'("");
end procedure;
end package body debug;
--ausgabe:
write(tmp2, ESC & "[2m" & PREFIX & ": " & ESC & "[0m");
write(tmp2, ESC & "[1mTracepoint ");
write(tmp2, " (ID: " & integer'image(id) & ")" & ESC & "[0m");
writelineOut(tmp2);
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment