Created
September 3, 2014 05:50
-
-
Save anonymous/2ac26c650ff3b87b6c61 to your computer and use it in GitHub Desktop.
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
// | |
// Copyright 2012 Ettus Research LLC | |
// | |
// This program is free software: you can redistribute it and/or modify | |
// it under the terms of the GNU General Public License as published by | |
// the Free Software Foundation, either version 3 of the License, or | |
// (at your option) any later version. | |
// | |
// This program is distributed in the hope that it will be useful, | |
// but WITHOUT ANY WARRANTY; without even the implied warranty of | |
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
// GNU General Public License for more details. | |
// | |
// You should have received a copy of the GNU General Public License | |
// along with this program. If not, see <http://www.gnu.org/licenses/>. | |
// | |
//COPY ME, CUSTOMIZE ME... | |
//The following module effects the IO of the DDC chain. | |
//By default, this entire module is a simple pass-through. | |
//To implement DSP logic before the DDC: | |
//Implement custom DSP between frontend and ddc input. | |
//To implement DSP logic after the DDC: | |
//Implement custom DSP between ddc output and baseband. | |
//To bypass the DDC with custom logic: | |
//Implement custom DSP between frontend and baseband. | |
module custom_dsp_rx | |
#( | |
//frontend bus width | |
parameter WIDTH = 24 | |
) | |
( | |
//control signals | |
input clock, //dsp clock | |
input reset, //active high synchronous reset | |
input clear, //active high on packet control init | |
input enable, //active high when streaming enabled | |
//user settings bus, controlled through user setting regs API | |
input set_stb, input [7:0] set_addr, input [31:0] set_data, | |
//full rate inputs directly from the RX frontend | |
input [WIDTH-1:0] frontend_i, | |
input [WIDTH-1:0] frontend_q, | |
//full rate outputs directly to the DDC chain | |
output [WIDTH-1:0] ddc_in_i, | |
output [WIDTH-1:0] ddc_in_q, | |
//strobed samples {I16,Q16} from the RX DDC chain | |
input [31:0] ddc_out_sample, | |
input ddc_out_strobe, //high on valid sample | |
output ddc_out_enable, //enables DDC module | |
//strobbed baseband samples {I16,Q16} from this module | |
output [31:0] bb_sample, | |
output bb_strobe //high on valid sample | |
); | |
assign ddc_in_i = frontend_i; | |
assign ddc_in_q = frontend_q; | |
assign bb_sample = ddc_out_sample; | |
assign bb_strobe = ddc_out_strobe; | |
assign ddc_out_enable = enable; | |
endmodule //custom_dsp_rx |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment