Last active
January 9, 2017 02:07
-
-
Save avafinger/04c5a56cbe66e95b18edf218ec7e4073 to your computer and use it in GitHub Desktop.
eMMC
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
[ 2.274778] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 0Hz bm PP pm UP vdd 22 width 1 timing LEGACY(SDR12) dt B | |
[ 2.300113] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 400000Hz bm PP pm ON vdd 22 width 1 timing LEGACY(SDR12) dt B | |
[ 2.330050] sunxi-mmc 1c11000.sdmmc: base:0xffffff80000b8000 irq:94 | |
[ 2.330864] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 52, RTO !! | |
[ 2.331692] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 52, RTO !! | |
[ 2.331709] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 400000Hz bm PP pm ON vdd 22 width 1 timing LEGACY(SDR12) dt B | |
[ 2.334113] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 400000Hz bm PP pm ON vdd 22 width 1 timing LEGACY(SDR12) dt B | |
[ 2.335979] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 8, RTO !! | |
[ 2.336807] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 5, RTO !! | |
[ 2.337634] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 5, RTO !! | |
[ 2.338459] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 5, RTO !! | |
[ 2.339284] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 5, RTO !! | |
[ 2.340112] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 55, RTO !! | |
[ 2.340939] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 55, RTO !! | |
[ 2.341766] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 55, RTO !! | |
[ 2.342591] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 55, RTO !! | |
[ 2.342610] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 400000Hz bm OD pm ON vdd 22 width 1 timing LEGACY(SDR12) dt B | |
[ 2.342962] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 400000Hz bm OD pm ON vdd 7 width 1 timing LEGACY(SDR12) dt B | |
[ 2.343004] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 400000Hz bm OD pm ON vdd 7 width 1 timing LEGACY(SDR12) dt B | |
[ 2.343044] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 400000Hz bm OD pm ON vdd 7 width 1 timing LEGACY(SDR12) dt B | |
[ 2.345440] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 400000Hz bm OD pm ON vdd 7 width 1 timing LEGACY(SDR12) dt B | |
[ 2.361217] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 400000Hz bm PP pm ON vdd 7 width 1 timing LEGACY(SDR12) dt B | |
[ 2.372765] mmc0: BKOPS_EN bit is not set | |
[ 2.520990] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 400000Hz bm PP pm ON vdd 7 width 1 timing MMC-HS(SDR20) dt B | |
[ 2.521017] sunxi-mmc 1c0f000.sdmmc: regulator prop vmmc,str vcc-sdcv | |
[ 2.521025] sunxi-mmc 1c0f000.sdmmc: regulator prop vqmmc,str vcc-sdcvq33 | |
[ 2.521032] sunxi-mmc 1c0f000.sdmmc: regulator prop vdmmc,str vcc-sdcvd | |
[ 2.554611] mmc0: Check switch ready sunxi_mmc_check_timing_switch_done | |
[ 2.562303] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 50000000Hz bm PP pm ON vdd 7 width 1 timing MMC-HS(SDR20) dt B | |
[ 2.579606] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 50000000Hz bm PP pm ON vdd 7 width 8 timing MMC-HS(SDR20) dt B | |
[ 2.591585] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 50000000Hz bm PP pm ON vdd 7 width 8 timing UHS-DDR50 dt B | |
[ 2.675142] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 50000000Hz bm PP pm ON vdd 7 width 8 timing UHS-DDR50 dt B | |
[ 2.686594] mmc0: new high speed DDR MMC card at address 0001 | |
[ 2.704671] mmcblk0: mmc0:0001 8WPD3R 7.28 GiB | |
[ 2.717975] mmcblk0boot0: mmc0:0001 8WPD3R partition 1 4.00 MiB | |
[ 2.725272] mmcblk0boot1: mmc0:0001 8WPD3R partition 2 4.00 MiB | |
[ 2.745152] mmcblk0: p1 p2 p3 < p5 p6 p7 p8 p9 p10 p11 p12 p13 p14 p15 p16 p17 > | |
[ 2.753506] mmcblk0: p1 size 8937472 extends beyond EOD, truncated | |
[ 2.796168] *mmc0 lock timeout* |
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
[ 11.069344] sunxi-mmc 1c11000.sdmmc: No vdmmc regulator found | |
[ 11.080836] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 0Hz bm PP pm UP vdd 22 width 1 timing LEGACY(SDR12) dt B | |
[ 11.116423] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 400000Hz bm PP pm ON vdd 22 width 1 timing LEGACY(SDR12) dt B | |
[ 11.145981] sunxi-mmc 1c11000.sdmmc: base:0xffffff80000d8000 irq:94 | |
[ 11.146767] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 52, RTO !! | |
[ 11.147582] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 52, RTO !! | |
[ 11.147597] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 400000Hz bm PP pm ON vdd 22 width 1 timing LEGACY(SDR12) dt B | |
[ 11.149975] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 400000Hz bm PP pm ON vdd 22 width 1 timing LEGACY(SDR12) dt B | |
[ 11.151793] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 8, RTO !! | |
[ 11.152605] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 5, RTO !! | |
[ 11.153414] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 5, RTO !! | |
[ 11.154223] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 5, RTO !! | |
[ 11.155032] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 5, RTO !! | |
[ 11.155847] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 55, RTO !! | |
[ 11.156659] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 55, RTO !! | |
[ 11.157468] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 55, RTO !! | |
[ 11.158280] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 55, RTO !! | |
[ 11.158295] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 400000Hz bm OD pm ON vdd 22 width 1 timing LEGACY(SDR12) dt B | |
[ 11.158641] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 400000Hz bm OD pm ON vdd 7 width 1 timing LEGACY(SDR12) dt B | |
[ 11.158679] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 400000Hz bm OD pm ON vdd 7 width 1 timing LEGACY(SDR12) dt B | |
[ 11.158717] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 400000Hz bm OD pm ON vdd 7 width 1 timing LEGACY(SDR12) dt B | |
[ 11.161087] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 400000Hz bm OD pm ON vdd 7 width 1 timing LEGACY(SDR12) dt B | |
[ 11.215969] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 400000Hz bm PP pm ON vdd 7 width 1 timing LEGACY(SDR12) dt B | |
[ 11.227320] mmc0: BKOPS_EN bit is not set | |
[ 11.411875] sunxi-mmc 1c0f000.sdmmc: SD/MMC/SDIO Host Controller Driver(v0.37 2015-11-9 15:13) Compiled in Jan 6 2017 at 15:30:31 | |
[ 11.428965] sunxi-mmc 1c0f000.sdmmc: regulator prop vmmc,str none | |
[ 11.429266] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 400000Hz bm PP pm ON vdd 7 width 8 timing LEGACY(SDR12) dt B | |
[ 11.455593] sunxi-mmc 1c0f000.sdmmc: regulator prop vqmmc,str none | |
[ 11.455599] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 400000Hz bm PP pm ON vdd 7 width 8 timing MMC-HS200 dt B | |
[ 11.455637] mmc0: Check switch ready sunxi_mmc_check_timing_switch_done | |
[ 11.455953] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 50000000Hz bm PP pm ON vdd 7 width 8 timing MMC-HS200 dt B | |
[ 11.456024] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 50000000Hz bm PP pm ON vdd 7 width 8 timing MMC-HS200 dt B | |
[ 11.520194] usb 2-1.3.1: new low-speed USB device number 4 using sunxi-ehci | |
[ 11.538420] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 50000000Hz bm PP pm ON vdd 7 width 8 timing MMC-HS(SDR20) dt B | |
[ 11.538538] sunxi-mmc 1c0f000.sdmmc: regulator prop vdmmc,str vcc-sdc | |
[ 11.538604] sunxi-mmc 1c0f000.sdmmc: No vmmc regulator found | |
[ 11.538607] sunxi-mmc 1c0f000.sdmmc: No vqmmc regulator found | |
[ 11.589638] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 50000000Hz bm PP pm ON vdd 7 width 8 timing MMC-HS(SDR20) dt B | |
[ 11.606474] mmc0: Check switch ready sunxi_mmc_check_timing_switch_done | |
[ 11.619197] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 50000000Hz bm PP pm ON vdd 7 width 8 timing MMC-HS400 dt B | |
[ 11.619223] sunxi-mmc 1c0f000.sdmmc: Got CD GPIO #166. | |
[ 11.619370] sunxi-mmc 1c0f000.sdmmc: base:0xffffff80000e0000 irq:92 | |
[ 11.619746] sunxi-mmc 1c10000.sdmmc: SD/MMC/SDIO Host Controller Driver(v0.37 2015-11-9 15:13) Compiled in Jan 6 2017 at 15:30:31 | |
[ 11.619767] sunxi-mmc 1c10000.sdmmc: Can't get vmmc regulator string | |
[ 11.619772] sunxi-mmc 1c10000.sdmmc: Can't get vqmmc regulator string | |
[ 11.619776] sunxi-mmc 1c10000.sdmmc: Can't get vdmmc regulator string | |
[ 11.619778] get() with no identifier | |
[ 11.619779] get() with no identifier | |
[ 11.619780] get() with no identifier | |
[ 11.619783] sunxi-mmc 1c10000.sdmmc: No vmmc regulator found | |
[ 11.619786] sunxi-mmc 1c10000.sdmmc: No vqmmc regulator found | |
[ 11.619790] sunxi-mmc 1c10000.sdmmc: No vdmmc regulator found | |
[ 11.775832] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 50000000Hz bm PP pm ON vdd 7 width 8 timing MMC-HS400 dt B | |
[ 11.792160] mmc0: Check switch ready sunxi_mmc_check_timing_switch_done | |
[ 11.804689] mmc0: new HS400 MMC card at address 0001 | |
[ 11.804798] sunxi-mmc 1c10000.sdmmc: sdc set ios: clk 0Hz bm PP pm UP vdd 21 width 1 timing LEGACY(SDR12) dt B | |
[ 11.804815] sunxi-mmc 1c10000.sdmmc: no vqmmc,Check if there is regulator | |
[ 11.815061] sunxi-mmc 1c10000.sdmmc: sdc set ios: clk 400000Hz bm PP pm ON vdd 21 width 1 timing LEGACY(SDR12) dt B | |
[ 11.834764] sunxi-mmc 1c10000.sdmmc: base:0xffffff80000e8000 irq:93 | |
[ 11.894501] mmcblk0: mmc0:0001 8WPD3R 7.28 GiB | |
[ 11.917297] mmcblk0boot0: mmc0:0001 8WPD3R partition 1 4.00 MiB | |
[ 12.115949] mmcblk0boot1: unknown partition table | |
[ 12.177447] mmcblk0boot0: unknown partition table | |
[ 12.177589] *mmc0 lock timeout* | |
[ 12.267719] *mmc1 detect cd change* | |
[ 12.277971] *mmc1 lock* | |
[ 12.670037] *mmc2 unlock* | |
[ 31.839922] EXT4-fs (mmcblk0p7): mounted filesystem with ordered data mode. Opts: (null) | |
[ 31.841624] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 31.848643] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 31.855945] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 31.863544] mmcblk0: not retrying timeout | |
[ 31.867932] end_request: I/O error, dev mmcblk0, sector 275488 | |
[ 31.875928] EXT4-fs error (device mmcblk0p7): ext4_find_entry:1309: inode #2: comm gvfsd-trash: reading directory lblock 0 | |
[ 31.888085] Aborting journal on device mmcblk0p7-8. | |
[ 31.894758] EXT4-fs (mmcblk0p7): Remounting filesystem read-only | |
[ 31.901453] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 31.908402] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 31.915471] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 31.922905] mmcblk0: not retrying timeout | |
[ 31.927284] end_request: I/O error, dev mmcblk0, sector 275488 | |
[ 31.937011] EXT4-fs error (device mmcblk0p7): ext4_find_entry:1309: inode #2: comm pool: reading directory lblock 0 | |
[ 31.948505] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 31.955453] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 31.962541] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 31.970002] mmcblk0: not retrying timeout | |
[ 31.974381] end_request: I/O error, dev mmcblk0, sector 275488 | |
[ 31.981399] EXT4-fs error (device mmcblk0p7): ext4_readdir:172: inode #2: comm gvfs-udisks2-vo: path /media/ubuntu/system: directory contains a hole at offset 0 | |
[ 31.997148] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 32.004096] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 32.011176] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 32.018607] mmcblk0: not retrying timeout | |
[ 32.022985] end_request: I/O error, dev mmcblk0, sector 275488 | |
[ 32.030011] EXT4-fs error (device mmcblk0p7): ext4_find_entry:1309: inode #2: comm pool: reading directory lblock 0 | |
[ 32.041545] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 32.048513] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 32.055583] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 32.063039] mmcblk0: not retrying timeout | |
[ 32.067434] end_request: I/O error, dev mmcblk0, sector 275488 | |
[ 32.074682] EXT4-fs error (device mmcblk0p7): ext4_find_entry:1309: inode #2: comm gvfsd-trash: reading directory lblock 0 | |
[ 32.086834] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 32.093780] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 32.100870] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 32.108302] mmcblk0: not retrying timeout | |
[ 32.112681] end_request: I/O error, dev mmcblk0, sector 275488 | |
[ 32.119751] EXT4-fs error (device mmcblk0p7): ext4_readdir:172: inode #2: comm gvfs-udisks2-vo: path /media/ubuntu/system: directory contains a hole at offset 0 | |
[ 32.135793] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 32.142740] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 32.149827] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 32.157257] mmcblk0: not retrying timeout | |
[ 32.161635] end_request: I/O error, dev mmcblk0, sector 275488 | |
[ 32.168680] EXT4-fs error (device mmcblk0p7): ext4_readdir:172: inode #2: comm gvfs-udisks2-vo: path /media/ubuntu/system: directory contains a hole at offset 0 | |
[ 32.184798] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 32.191746] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 32.198947] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 32.206380] mmcblk0: not retrying timeout | |
[ 32.210759] end_request: I/O error, dev mmcblk0, sector 275488 | |
[ 32.217801] EXT4-fs error (device mmcblk0p7): ext4_readdir:172: inode #2: comm gvfs-udisks2-vo: path /media/ubuntu/system: directory contains a hole at offset 0 | |
[ 32.233741] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 32.240687] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 32.247779] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 32.255223] mmcblk0: not retrying timeout | |
[ 32.259603] end_request: I/O error, dev mmcblk0, sector 275488 | |
[ 32.266642] EXT4-fs error (device mmcblk0p7): ext4_readdir:172: inode #2: comm gvfs-udisks2-vo: path /media/ubuntu/system: directory contains a hole at offset 0 | |
[ 32.282717] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 32.289675] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 32.296784] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 32.304215] mmcblk0: not retrying timeout | |
[ 32.308595] end_request: I/O error, dev mmcblk0, sector 275488 | |
[ 32.315898] EXT4-fs error (device mmcblk0p7): ext4_readdir:172: inode #2: comm gvfs-udisks2-vo: path /media/ubuntu/system: directory contains a hole at offset 0 | |
[ 32.331946] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 32.338894] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 32.346020] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 32.353469] mmcblk0: not retrying timeout | |
[ 32.358571] EXT4-fs error (device mmcblk0p7): ext4_readdir:172: inode #2: comm gvfs-udisks2-vo: path /media/ubuntu/system: directory contains a hole at offset 0 | |
[ 32.374589] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 32.381536] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 32.388604] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 32.396083] mmcblk0: not retrying timeout | |
[ 32.401128] EXT4-fs error (device mmcblk0p7): ext4_readdir:172: inode #2: comm gvfs-udisks2-vo: path /media/ubuntu/system: directory contains a hole at offset 0 | |
[ 32.417089] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 32.424034] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 32.431115] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 32.438526] mmcblk0: not retrying timeout | |
[ 32.443550] EXT4-fs error (device mmcblk0p7): ext4_readdir:172: inode #2: comm gvfs-udisks2-vo: path /media/ubuntu/system: directory contains a hole at offset 0 | |
[ 32.459467] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 32.466414] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 32.473495] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 32.480954] mmcblk0: not retrying timeout | |
[ 32.485972] EXT4-fs error (device mmcblk0p7): ext4_readdir:172: inode #2: comm gvfs-udisks2-vo: path /media/ubuntu/system: directory contains a hole at offset 0 | |
[ 32.502106] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 32.509071] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 32.516145] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 32.523574] mmcblk0: not retrying timeout | |
[ 32.528626] EXT4-fs error (device mmcblk0p7): ext4_readdir:172: inode #2: comm gvfs-udisks2-vo: path /media/ubuntu/system: directory contains a hole at offset 0 | |
[ 32.544630] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 32.551587] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 32.558669] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 32.566081] mmcblk0: not retrying timeout | |
[ 32.571125] EXT4-fs error (device mmcblk0p7): ext4_readdir:172: inode #2: comm gvfs-udisks2-vo: path /media/ubuntu/system: directory contains a hole at offset 0 | |
[ 32.587074] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 32.594027] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 32.601107] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 32.608539] mmcblk0: not retrying timeout | |
[ 32.613547] EXT4-fs error (device mmcblk0p7): ext4_readdir:172: inode #2: comm gvfs-udisks2-vo: path /media/ubuntu/system: directory contains a hole at offset 0 | |
[ 32.629441] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 32.636389] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 32.643471] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 32.650899] mmcblk0: not retrying timeout | |
[ 32.655896] EXT4-fs error (device mmcblk0p7): ext4_readdir:172: inode #2: comm gvfs-udisks2-vo: path /media/ubuntu/system: directory contains a hole at offset 0 | |
[ 32.671756] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 32.678706] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 32.685783] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 32.693200] mmcblk0: not retrying timeout | |
[ 32.698208] EXT4-fs error (device mmcblk0p7): ext4_readdir:172: inode #2: comm gvfs-udisks2-vo: path /media/ubuntu/system: directory contains a hole at offset 0 | |
[ 32.714047] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 32.720994] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 32.728076] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 32.735499] mmcblk0: not retrying timeout | |
[ 32.740527] EXT4-fs error (device mmcblk0p7): ext4_readdir:172: inode #2: comm gvfs-udisks2-vo: path /media/ubuntu/system: directory contains a hole at offset 0 | |
[ 32.756395] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 32.763353] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 32.770457] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 32.777900] mmcblk0: not retrying timeout | |
[ 32.782946] EXT4-fs error (device mmcblk0p7): ext4_readdir:172: inode #2: comm gvfs-udisks2-vo: path /media/ubuntu/system: directory contains a hole at offset 0 | |
[ 32.798898] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 32.805845] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 32.812909] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 32.820335] mmcblk0: not retrying timeout | |
[ 32.825356] EXT4-fs error (device mmcblk0p7): ext4_readdir:172: inode #2: comm gvfs-udisks2-vo: path /media/ubuntu/system: directory contains a hole at offset 0 | |
[ 32.841236] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 32.848191] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 32.855273] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 32.862684] mmcblk0: not retrying timeout | |
[ 32.867726] EXT4-fs error (device mmcblk0p7): ext4_readdir:172: inode #2: comm gvfs-udisks2-vo: path /media/ubuntu/system: directory contains a hole at offset 0 | |
[ 32.883673] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 32.890621] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 32.897700] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 32.905132] mmcblk0: not retrying timeout | |
[ 32.910137] EXT4-fs error (device mmcblk0p7): ext4_readdir:172: inode #2: comm gvfs-udisks2-vo: path /media/ubuntu/system: directory contains a hole at offset 0 | |
[ 32.926051] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 32.932999] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 32.940064] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 32.947489] mmcblk0: not retrying timeout | |
[ 32.952539] EXT4-fs error (device mmcblk0p7): ext4_readdir:172: inode #2: comm gvfs-udisks2-vo: path /media/ubuntu/system: directory contains a hole at offset 0 | |
[ 32.969207] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 32.976178] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 32.983305] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 32.990754] mmcblk0: not retrying timeout | |
[ 32.995843] EXT4-fs error (device mmcblk0p7): ext4_readdir:172: inode #2: comm gvfs-udisks2-vo: path /media/ubuntu/system: directory contains a hole at offset 0 | |
[ 33.025763] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 33.032828] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 33.039921] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 33.047680] mmcblk0: not retrying timeout | |
[ 33.053197] EXT4-fs error (device mmcblk0p7): ext4_readdir:172: inode #2: comm gvfs-udisks2-vo: path /media/ubuntu/system: directory contains a hole at offset 0 | |
[ 33.069564] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 33.076535] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 33.083644] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 33.091095] mmcblk0: not retrying timeout | |
[ 33.096141] EXT4-fs error (device mmcblk0p7): ext4_readdir:172: inode #2: comm gvfs-udisks2-vo: path /media/ubuntu/system: directory contains a hole at offset 0 | |
[ 33.112119] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 33.119065] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 33.126129] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 33.133578] mmcblk0: not retrying timeout | |
[ 33.138603] EXT4-fs error (device mmcblk0p7): ext4_readdir:172: inode #2: comm gvfs-udisks2-vo: path /media/ubuntu/system: directory contains a hole at offset 0 | |
[ 33.154520] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 33.161467] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 33.168544] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 33.175955] mmcblk0: not retrying timeout | |
[ 33.180976] EXT4-fs error (device mmcblk0p7): ext4_readdir:172: inode #2: comm gvfs-udisks2-vo: path /media/ubuntu/system: directory contains a hole at offset 0 | |
[ 33.196873] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 33.203821] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 33.210900] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 33.218326] mmcblk0: not retrying timeout | |
[ 33.223331] EXT4-fs error (device mmcblk0p7): ext4_readdir:172: inode #2: comm gvfs-udisks2-vo: path /media/ubuntu/system: directory contains a hole at offset 0 | |
[ 33.239236] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 33.246186] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 33.253264] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 33.260796] mmcblk0: not retrying timeout | |
[ 33.265952] EXT4-fs error (device mmcblk0p7): ext4_readdir:172: inode #2: comm gvfs-udisks2-vo: path /media/ubuntu/system: directory contains a hole at offset 0 | |
[ 33.282048] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 33.289012] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 33.296144] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 33.304256] mmcblk0: not retrying timeout | |
[ 33.309430] EXT4-fs error (device mmcblk0p7): ext4_readdir:172: inode #2: comm gvfs-udisks2-vo: path /media/ubuntu/system: directory contains a hole at offset 0 | |
[ 33.325504] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 33.332469] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 33.339579] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 33.347113] mmcblk0: not retrying timeout | |
[ 33.352256] EXT4-fs error (device mmcblk0p7): ext4_readdir:172: inode #2: comm gvfs-udisks2-vo: path /media/ubuntu/system: directory contains a hole at offset 0 | |
[ 33.368328] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 33.375294] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 33.382396] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 33.390638] mmcblk0: not retrying timeout | |
[ 33.395770] EXT4-fs error (device mmcblk0p7): ext4_readdir:172: inode #2: comm gvfs-udisks2-vo: path /media/ubuntu/system: directory contains a hole at offset 0 | |
[ 33.411808] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 33.418775] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 33.425906] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 33.433818] mmcblk0: not retrying timeout | |
[ 33.439254] EXT4-fs error (device mmcblk0p7): ext4_readdir:172: inode #2: comm gvfs-udisks2-vo: path /media/ubuntu/system: directory contains a hole at offset 0 | |
[ 33.455292] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 33.462256] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 33.469395] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 33.477629] mmcblk0: not retrying timeout | |
[ 33.482711] EXT4-fs error (device mmcblk0p7): ext4_readdir:172: inode #2: comm gvfs-udisks2-vo: path /media/ubuntu/system: directory contains a hole at offset 0 | |
[ 33.498787] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 33.505750] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 33.512862] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 33.521044] mmcblk0: not retrying timeout | |
[ 33.526903] EXT4-fs error (device mmcblk0p7): ext4_readdir:172: inode #2: comm gvfs-udisks2-vo: path /media/ubuntu/system: directory contains a hole at offset 0 | |
[ 33.542959] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 33.549922] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 33.557022] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 33.564487] mmcblk0: not retrying timeout | |
[ 33.569547] EXT4-fs error (device mmcblk0p7): ext4_readdir:172: inode #2: comm gvfs-udisks2-vo: path /media/ubuntu/system: directory contains a hole at offset 0 | |
[ 33.585445] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 33.592393] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 33.599458] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 33.606884] mmcblk0: not retrying timeout | |
[ 33.611905] EXT4-fs error (device mmcblk0p7): ext4_readdir:172: inode #2: comm gvfs-udisks2-vo: path /media/ubuntu/system: directory contains a hole at offset 0 | |
[ 33.627896] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 33.634862] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 33.641952] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 33.649365] mmcblk0: not retrying timeout | |
[ 33.654404] EXT4-fs error (device mmcblk0p7): ext4_readdir:172: inode #2: comm gvfs-udisks2-vo: path /media/ubuntu/system: directory contains a hole at offset 0 | |
[ 33.670281] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 33.677228] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 33.684306] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 33.691736] mmcblk0: not retrying timeout | |
[ 33.696732] EXT4-fs error (device mmcblk0p7): ext4_readdir:172: inode #2: comm gvfs-udisks2-vo: path /media/ubuntu/system: directory contains a hole at offset 0 | |
[ 33.712596] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 33.719543] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 33.726610] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 33.734038] mmcblk0: not retrying timeout | |
[ 33.739061] EXT4-fs error (device mmcblk0p7): ext4_readdir:172: inode #2: comm gvfs-udisks2-vo: path /media/ubuntu/system: directory contains a hole at offset 0 | |
[ 33.755188] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 33.762142] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 33.769247] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 33.776675] mmcblk0: not retrying timeout | |
[ 33.781742] EXT4-fs error (device mmcblk0p7): ext4_readdir:172: inode #2: comm gvfs-udisks2-vo: path /media/ubuntu/system: directory contains a hole at offset 0 | |
[ 33.797820] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 33.804781] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 33.811893] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 33.820264] mmcblk0: not retrying timeout | |
[ 33.825996] EXT4-fs error (device mmcblk0p7): ext4_readdir:172: inode #2: comm gvfs-udisks2-vo: path /media/ubuntu/system: directory contains a hole at offset 0 | |
[ 33.842080] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 33.849041] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 33.856138] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 33.864307] mmcblk0: not retrying timeout | |
[ 33.869785] EXT4-fs error (device mmcblk0p7): ext4_readdir:172: inode #2: comm gvfs-udisks2-vo: path /media/ubuntu/system: directory contains a hole at offset 0 | |
[ 33.885845] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 33.892814] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 33.899927] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 33.908300] mmcblk0: not retrying timeout | |
[ 33.913992] EXT4-fs error (device mmcblk0p7): ext4_readdir:172: inode #2: comm gvfs-udisks2-vo: path /media/ubuntu/system: directory contains a hole at offset 0 | |
[ 33.930060] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 33.937021] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 33.944112] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 33.952335] mmcblk0: not retrying timeout | |
[ 33.957756] EXT4-fs error (device mmcblk0p7): ext4_readdir:172: inode #2: comm gvfs-udisks2-vo: path /media/ubuntu/system: directory contains a hole at offset 0 | |
[ 33.978233] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 33.985230] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 33.992350] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 34.000043] mmcblk0: not retrying timeout | |
[ 34.005490] EXT4-fs error (device mmcblk0p7): ext4_readdir:172: inode #2: comm pool: path /media/ubuntu/system: directory contains a hole at offset 0 | |
[ 34.022128] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 34.029118] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 34.036299] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 34.044388] mmcblk0: not retrying timeout | |
[ 34.049524] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 17, RD SBE !! | |
[ 34.056478] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 34.063607] sunxi-mmc 1c11000.sdmmc: send stop command failed | |
[ 34.063648] EXT4-fs error (device mmcblk0p7): ext4_readdir:172: inode #2: comm pool: path /media/ubuntu/system: directory contains a hole at offset 0 | |
[ 34.084612] mmcblk0: timed out sending r/w cmd command, card status 0x400900 | |
[ 34.092955] mmcblk0: command error, retrying timeout | |
[ 34.104621] FAT-fs (mmcblk0p2): Volume was not properly unmounted. Some data may be corrupt. Please run fsck. | |
[ 34.197887] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 25, WR DCE !! | |
[ 34.204853] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 34.211929] sunxi-mmc 1c11000.sdmmc: send stop command failed | |
[ 34.218255] mmcblk0: mmc_blk_cmd_recovery: general error sending stop or status command, stop cmd response 0xffffff92, card status 0x400900 | |
[ 34.231966] mmcblk0: timed out sending r/w cmd command, card status 0x400900 | |
[ 34.239667] mmcblk0: command error, retrying timeout | |
[ 34.245235] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 25, WR DCE !! | |
[ 34.252197] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 34.259249] sunxi-mmc 1c11000.sdmmc: send stop command failed | |
[ 34.265606] mmcblk0: mmc_blk_cmd_recovery: general error sending stop or status command, stop cmd response 0xffffff92, card status 0x400900 | |
[ 34.279332] mmcblk0: timed out sending r/w cmd command, card status 0x400900 | |
[ 34.287075] mmcblk0: command error, retrying timeout | |
[ 34.292642] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 25, WR DCE !! | |
[ 34.299608] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 34.306664] sunxi-mmc 1c11000.sdmmc: send stop command failed | |
[ 34.313041] mmcblk0: mmc_blk_cmd_recovery: general error sending stop or status command, stop cmd response 0xffffff92, card status 0x400900 | |
[ 34.326824] mmcblk0: timed out sending r/w cmd command, card status 0x400900 | |
[ 34.334603] mmcblk0: command error, retrying timeout | |
[ 34.340189] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 25, WR DCE !! | |
[ 34.347143] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 34.354221] sunxi-mmc 1c11000.sdmmc: send stop command failed | |
[ 34.360552] mmcblk0: mmc_blk_cmd_recovery: general error sending stop or status command, stop cmd response 0xffffff92, card status 0x400900 | |
[ 34.374317] mmcblk0: timed out sending r/w cmd command, card status 0x400900 | |
[ 34.382048] mmcblk0: command error, retrying timeout | |
[ 34.387582] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 25, WR DCE !! | |
[ 34.394536] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 34.401621] sunxi-mmc 1c11000.sdmmc: send stop command failed | |
[ 34.407960] mmcblk0: mmc_blk_cmd_recovery: general error sending stop or status command, stop cmd response 0xffffff92, card status 0x400900 | |
[ 34.422705] mmcblk0: timed out sending r/w cmd command, card status 0x400900 | |
[ 34.431346] mmcblk0: command error, retrying timeout | |
[ 34.436963] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 25, WR DCE !! | |
[ 34.443922] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 34.451019] sunxi-mmc 1c11000.sdmmc: send stop command failed | |
[ 34.457366] mmcblk0: mmc_blk_cmd_recovery: general error sending stop or status command, stop cmd response 0xffffff92, card status 0x400900 | |
[ 34.471081] mmcblk0: timed out sending r/w cmd command, card status 0x400900 | |
[ 34.478805] mmcblk0: command error, retrying timeout | |
[ 34.484251] Buffer I/O error on device mmcblk0p16, logical block 11 | |
[ 34.491141] lost page write due to I/O error on mmcblk0p16 | |
[ 34.491230] JBD2: recovery failed | |
[ 34.491244] EXT4-fs (mmcblk0p16): error loading journal | |
[ 34.537875] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 34.544878] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 34.552006] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 34.559447] mmcblk0: not retrying timeout | |
[ 34.563857] EXT4-fs (mmcblk0p11): unable to read superblock | |
[ 233.142858] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 25, WR DCE !! | |
[ 233.149927] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 233.157101] sunxi-mmc 1c11000.sdmmc: send stop command failed | |
[ 233.163526] mmcblk0: mmc_blk_cmd_recovery: general error sending stop or status command, stop cmd response 0xffffff92, card status 0x400900 | |
[ 233.179653] mmcblk0: timed out sending r/w cmd command, card status 0x400900 | |
[ 233.187367] mmcblk0: command error, retrying timeout | |
[ 233.192892] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 25, WR DCE !! | |
[ 233.199842] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 233.206908] sunxi-mmc 1c11000.sdmmc: send stop command failed | |
[ 233.213216] mmcblk0: mmc_blk_cmd_recovery: general error sending stop or status command, stop cmd response 0xffffff92, card status 0x400900 | |
[ 233.226930] mmcblk0: timed out sending r/w cmd command, card status 0x400900 | |
[ 233.234630] mmcblk0: command error, retrying timeout | |
[ 233.240231] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 25, WR DCE !! | |
[ 233.247195] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 233.254235] sunxi-mmc 1c11000.sdmmc: send stop command failed | |
[ 233.260580] mmcblk0: mmc_blk_cmd_recovery: general error sending stop or status command, stop cmd response 0xffffff92, card status 0x400900 | |
[ 233.274284] mmcblk0: timed out sending r/w cmd command, card status 0x400900 | |
[ 233.281981] mmcblk0: command error, retrying timeout | |
[ 233.287520] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 25, WR DCE !! | |
[ 233.294496] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 233.301538] sunxi-mmc 1c11000.sdmmc: send stop command failed | |
[ 233.307856] mmcblk0: mmc_blk_cmd_recovery: general error sending stop or status command, stop cmd response 0xffffff92, card status 0x400900 | |
[ 233.321550] mmcblk0: timed out sending r/w cmd command, card status 0x400900 | |
[ 233.329260] mmcblk0: command error, retrying timeout | |
[ 233.334794] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 25, WR DCE !! | |
[ 233.341742] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 233.348796] sunxi-mmc 1c11000.sdmmc: send stop command failed | |
[ 233.355114] mmcblk0: mmc_blk_cmd_recovery: general error sending stop or status command, stop cmd response 0xffffff92, card status 0x400900 | |
[ 233.368803] mmcblk0: timed out sending r/w cmd command, card status 0x400900 | |
[ 233.376518] mmcblk0: command error, retrying timeout | |
[ 233.382038] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 25, WR DCE !! | |
[ 233.388997] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 233.396057] sunxi-mmc 1c11000.sdmmc: send stop command failed | |
[ 233.402371] mmcblk0: mmc_blk_cmd_recovery: general error sending stop or status command, stop cmd response 0xffffff92, card status 0x400900 | |
[ 233.416066] mmcblk0: timed out sending r/w cmd command, card status 0x400900 | |
[ 233.423895] mmcblk0: command error, retrying timeout | |
[ 233.431357] blk_update_request: 42 callbacks suppressed | |
[ 233.431366] end_request: I/O error, dev mmcblk0, sector 6234200 | |
[ 233.437873] Buffer I/O error on device mmcblk0p16, logical block 11 | |
[ 233.444745] lost page write due to I/O error on mmcblk0p16 | |
[ 233.444796] JBD2: recovery failed | |
[ 233.444806] EXT4-fs (mmcblk0p16): error loading journal | |
[ 244.905221] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 244.912319] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 244.919542] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 244.926994] mmcblk0: not retrying timeout | |
[ 244.931374] end_request: I/O error, dev mmcblk0, sector 4562946 | |
[ 244.937865] EXT4-fs (mmcblk0p11): unable to read superblock | |
[ 262.968564] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 25, WR DCE !! | |
[ 262.975717] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 262.982946] sunxi-mmc 1c11000.sdmmc: send stop command failed | |
[ 262.989364] mmcblk0: mmc_blk_cmd_recovery: general error sending stop or status command, stop cmd response 0xffffff92, card status 0x400900 | |
[ 263.003108] mmcblk0: timed out sending r/w cmd command, card status 0x400900 | |
[ 263.010907] mmcblk0: command error, retrying timeout | |
[ 263.016443] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 25, WR DCE !! | |
[ 263.023483] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 263.030577] sunxi-mmc 1c11000.sdmmc: send stop command failed | |
[ 263.036883] mmcblk0: mmc_blk_cmd_recovery: general error sending stop or status command, stop cmd response 0xffffff92, card status 0x400900 | |
[ 263.050580] mmcblk0: timed out sending r/w cmd command, card status 0x400900 | |
[ 263.058275] mmcblk0: command error, retrying timeout | |
[ 263.063818] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 25, WR DCE !! | |
[ 263.070784] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 263.077836] sunxi-mmc 1c11000.sdmmc: send stop command failed | |
[ 263.084170] mmcblk0: mmc_blk_cmd_recovery: general error sending stop or status command, stop cmd response 0xffffff92, card status 0x400900 | |
[ 263.097878] mmcblk0: timed out sending r/w cmd command, card status 0x400900 | |
[ 263.105586] mmcblk0: command error, retrying timeout | |
[ 263.111133] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 25, WR DCE !! | |
[ 263.118084] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 263.125130] sunxi-mmc 1c11000.sdmmc: send stop command failed | |
[ 263.131448] mmcblk0: mmc_blk_cmd_recovery: general error sending stop or status command, stop cmd response 0xffffff92, card status 0x400900 | |
[ 263.145141] mmcblk0: timed out sending r/w cmd command, card status 0x400900 | |
[ 263.152846] mmcblk0: command error, retrying timeout | |
[ 263.158379] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 25, WR DCE !! | |
[ 263.165330] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 263.172380] sunxi-mmc 1c11000.sdmmc: send stop command failed | |
[ 263.178698] mmcblk0: mmc_blk_cmd_recovery: general error sending stop or status command, stop cmd response 0xffffff92, card status 0x400900 | |
[ 263.192388] mmcblk0: timed out sending r/w cmd command, card status 0x400900 | |
[ 263.200115] mmcblk0: command error, retrying timeout | |
[ 263.205655] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 25, WR DCE !! | |
[ 263.212635] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 263.219704] sunxi-mmc 1c11000.sdmmc: send stop command failed | |
[ 263.226023] mmcblk0: mmc_blk_cmd_recovery: general error sending stop or status command, stop cmd response 0xffffff92, card status 0x400900 | |
[ 263.239722] mmcblk0: timed out sending r/w cmd command, card status 0x400900 | |
[ 263.247432] mmcblk0: command error, retrying timeout | |
[ 263.252855] end_request: I/O error, dev mmcblk0, sector 6234200 | |
[ 263.259341] Buffer I/O error on device mmcblk0p16, logical block 11 | |
[ 263.266182] lost page write due to I/O error on mmcblk0p16 | |
[ 263.266230] JBD2: recovery failed | |
[ 263.266239] EXT4-fs (mmcblk0p16): error loading journal | |
[ 323.725796] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 18, RD SBE !! | |
[ 323.732969] sunxi-mmc 1c11000.sdmmc: data error, sending stop command | |
[ 323.740363] mmcblk0: timed out sending r/w cmd command, card status 0x900 | |
[ 323.747850] mmcblk0: not retrying timeout | |
[ 323.752231] end_request: I/O error, dev mmcblk0, sector 4562946 | |
[ 323.758734] EXT4-fs (mmcblk0p11): unable to read superblock |
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
[ 11.054418] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 0Hz bm PP pm UP vdd 22 width 1 timing LEGACY(SDR12) dt B | |
[ 11.082714] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 400000Hz bm PP pm ON vdd 22 width 1 timing LEGACY(SDR12) dt B | |
[ 11.112268] sunxi-mmc 1c11000.sdmmc: base:0xffffff80000d8000 irq:94 | |
[ 11.113055] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 52, RTO !! | |
[ 11.113872] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 52, RTO !! | |
[ 11.113888] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 400000Hz bm PP pm ON vdd 22 width 1 timing LEGACY(SDR12) dt B | |
[ 11.116264] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 400000Hz bm PP pm ON vdd 22 width 1 timing LEGACY(SDR12) dt B | |
[ 11.118083] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 8, RTO !! | |
[ 11.118895] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 5, RTO !! | |
[ 11.119704] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 5, RTO !! | |
[ 11.120514] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 5, RTO !! | |
[ 11.121323] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 5, RTO !! | |
[ 11.122138] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 55, RTO !! | |
[ 11.122952] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 55, RTO !! | |
[ 11.123764] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 55, RTO !! | |
[ 11.124573] sunxi-mmc 1c11000.sdmmc: smc 0 p2 err, cmd 55, RTO !! | |
[ 11.124589] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 400000Hz bm OD pm ON vdd 22 width 1 timing LEGACY(SDR12) dt B | |
[ 11.124935] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 400000Hz bm OD pm ON vdd 7 width 1 timing LEGACY(SDR12) dt B | |
[ 11.124975] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 400000Hz bm OD pm ON vdd 7 width 1 timing LEGACY(SDR12) dt B | |
[ 11.125012] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 400000Hz bm OD pm ON vdd 7 width 1 timing LEGACY(SDR12) dt B | |
[ 11.127384] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 400000Hz bm OD pm ON vdd 7 width 1 timing LEGACY(SDR12) dt B | |
[ 11.182250] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 400000Hz bm PP pm ON vdd 7 width 1 timing LEGACY(SDR12) dt B | |
[ 11.193599] mmc0: BKOPS_EN bit is not set | |
[ 11.394456] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 400000Hz bm PP pm ON vdd 7 width 8 timing LEGACY(SDR12) dt B | |
[ 11.420333] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 400000Hz bm PP pm ON vdd 7 width 8 timing MMC-HS200 dt B | |
[ 11.420373] mmc0: Check switch ready sunxi_mmc_check_timing_switch_done | |
[ 11.420693] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 100000000Hz bm PP pm ON vdd 7 width 8 timing MMC-HS200 dt B | |
[ 11.420762] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 52000000Hz bm PP pm ON vdd 7 width 8 timing MMC-HS200 dt B | |
[ 11.489899] sunxi-mmc 1c0f000.sdmmc: regulator prop vdmmc,str vcc-sdc | |
[ 11.489906] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 50000000Hz bm PP pm ON vdd 7 width 8 timing MMC-HS(SDR20) dt B | |
[ 11.489926] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 52000000Hz bm PP pm ON vdd 7 width 8 timing MMC-HS(SDR20) dt B | |
[ 11.489940] mmc0: Check switch ready sunxi_mmc_check_timing_switch_done | |
[ 11.546445] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 50000000Hz bm PP pm ON vdd 7 width 8 timing MMC-HS400 dt B | |
[ 11.585188] sunxi-mmc 1c11000.sdmmc: sdc set ios: clk 100000000Hz bm PP pm ON vdd 7 width 8 timing MMC-HS400 dt B | |
[ 11.601681] mmc0: Check switch ready sunxi_mmc_check_timing_switch_done | |
[ 11.614330] mmc0: new HS400 MMC card at address 0001 | |
[ 11.852988] mmcblk0boot0: mmc0:0001 8WPD3R partition 1 4.00 MiB | |
[ 11.877106] mmcblk0boot1: mmc0:0001 8WPD3R partition 2 4.00 MiB |
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
/dts-v1/; | |
/memreserve/ 0x0000000045000000 0x0000000000200000; | |
/memreserve/ 0x0000000041010000 0x0000000000010000; | |
/memreserve/ 0x0000000041020000 0x0000000000000800; | |
/memreserve/ 0x0000000040100000 0x0000000000004000; | |
/memreserve/ 0x0000000040104000 0x0000000000001000; | |
/memreserve/ 0x0000000040105000 0x0000000000001000; | |
/ { | |
model = "sun50iw1p1"; | |
compatible = "arm,sun50iw1p1", "arm,sun50iw1p1"; | |
interrupt-parent = <0x1>; | |
#address-cells = <0x2>; | |
#size-cells = <0x2>; | |
clocks { | |
compatible = "allwinner,sunxi-clk-init"; | |
device_type = "clocks"; | |
#address-cells = <0x2>; | |
#size-cells = <0x2>; | |
ranges; | |
reg = <0x0 0x1c20000 0x0 0x320 0x0 0x1f01400 0x0 0x1c0 0x0 0x1f00060 0x0 0x4>; | |
losc { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,fixed-clock"; | |
clock-frequency = <0x8000>; | |
clock-output-names = "losc"; | |
linux,phandle = <0xc>; | |
phandle = <0xc>; | |
}; | |
iosc { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,fixed-clock"; | |
clock-frequency = <0xf42400>; | |
clock-output-names = "iosc"; | |
linux,phandle = <0xd>; | |
phandle = <0xd>; | |
}; | |
hosc { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,fixed-clock"; | |
clock-frequency = <0x16e3600>; | |
clock-output-names = "hosc"; | |
linux,phandle = <0x6>; | |
phandle = <0x6>; | |
}; | |
pll_cpu { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-pll-clock"; | |
lock-mode = "new"; | |
clock-output-names = "pll_cpu"; | |
}; | |
pll_audio { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-pll-clock"; | |
lock-mode = "new"; | |
assigned-clock-rates = <0x1770000>; | |
clock-output-names = "pll_audio"; | |
linux,phandle = <0x2>; | |
phandle = <0x2>; | |
}; | |
pll_video0 { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-pll-clock"; | |
lock-mode = "new"; | |
assigned-clock-rates = <0x11b3dc40>; | |
clock-output-names = "pll_video0"; | |
linux,phandle = <0x3>; | |
phandle = <0x3>; | |
}; | |
pll_ve { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-pll-clock"; | |
lock-mode = "new"; | |
clock-output-names = "pll_ve"; | |
linux,phandle = <0x16>; | |
phandle = <0x16>; | |
}; | |
pll_ddr0 { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-pll-clock"; | |
lock-mode = "new"; | |
clock-output-names = "pll_ddr0"; | |
linux,phandle = <0x97>; | |
phandle = <0x97>; | |
}; | |
pll_periph0 { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-pll-clock"; | |
lock-mode = "new"; | |
clock-output-names = "pll_periph0"; | |
linux,phandle = <0x4>; | |
phandle = <0x4>; | |
}; | |
pll_periph1 { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-pll-clock"; | |
lock-mode = "new"; | |
clock-output-names = "pll_periph1"; | |
linux,phandle = <0x5>; | |
phandle = <0x5>; | |
}; | |
pll_video1 { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-pll-clock"; | |
lock-mode = "new"; | |
assigned-clock-rates = <0x11b3dc40>; | |
clock-output-names = "pll_video1"; | |
}; | |
pll_gpu { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-pll-clock"; | |
lock-mode = "new"; | |
clock-output-names = "pll_gpu"; | |
linux,phandle = <0x9a>; | |
phandle = <0x9a>; | |
}; | |
pll_mipi { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-pll-clock"; | |
lock-mode = "new"; | |
clock-output-names = "pll_mipi"; | |
linux,phandle = <0x8>; | |
phandle = <0x8>; | |
}; | |
pll_hsic { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-pll-clock"; | |
lock-mode = "new"; | |
clock-output-names = "pll_hsic"; | |
linux,phandle = <0x3c>; | |
phandle = <0x3c>; | |
}; | |
pll_de { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-pll-clock"; | |
lock-mode = "new"; | |
assigned-clock-rates = <0x11b3dc40>; | |
clock-output-names = "pll_de"; | |
linux,phandle = <0x7>; | |
phandle = <0x7>; | |
}; | |
pll_ddr1 { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-pll-clock"; | |
lock-mode = "new"; | |
clock-output-names = "pll_ddr1"; | |
linux,phandle = <0x98>; | |
phandle = <0x98>; | |
}; | |
pll_audiox8 { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,fixed-factor-clock"; | |
clocks = <0x2>; | |
clock-mult = <0x8>; | |
clock-div = <0x1>; | |
clock-output-names = "pll_audiox8"; | |
}; | |
pll_audiox4 { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,fixed-factor-clock"; | |
clocks = <0x2>; | |
clock-mult = <0x8>; | |
clock-div = <0x2>; | |
clock-output-names = "pll_audiox4"; | |
linux,phandle = <0x3f>; | |
phandle = <0x3f>; | |
}; | |
pll_audiox2 { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,fixed-factor-clock"; | |
clocks = <0x2>; | |
clock-mult = <0x8>; | |
clock-div = <0x4>; | |
clock-output-names = "pll_audiox2"; | |
}; | |
pll_video0x2 { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,fixed-factor-clock"; | |
clocks = <0x3>; | |
clock-mult = <0x2>; | |
clock-div = <0x1>; | |
clock-output-names = "pll_video0x2"; | |
}; | |
pll_periph0x2 { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,fixed-factor-clock"; | |
clocks = <0x4>; | |
clock-mult = <0x2>; | |
clock-div = <0x1>; | |
clock-output-names = "pll_periph0x2"; | |
linux,phandle = <0x7f>; | |
phandle = <0x7f>; | |
}; | |
pll_periph1x2 { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,fixed-factor-clock"; | |
clocks = <0x5>; | |
clock-mult = <0x2>; | |
clock-div = <0x1>; | |
clock-output-names = "pll_periph1x2"; | |
linux,phandle = <0x5e>; | |
phandle = <0x5e>; | |
}; | |
pll_periph0d2 { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,fixed-factor-clock"; | |
clocks = <0x4>; | |
clock-mult = <0x1>; | |
clock-div = <0x2>; | |
clock-output-names = "pll_periph0d2"; | |
}; | |
hoscd2 { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,fixed-factor-clock"; | |
clocks = <0x6>; | |
clock-mult = <0x1>; | |
clock-div = <0x2>; | |
clock-output-names = "hoscd2"; | |
}; | |
hoscx2 { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,fixed-factor-clock"; | |
clocks = <0x6>; | |
clock-mult = <0x2>; | |
clock-div = <0x1>; | |
clock-output-names = "hoscx2"; | |
linux,phandle = <0x37>; | |
phandle = <0x37>; | |
}; | |
cpu { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "cpu"; | |
}; | |
cpuapb { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "cpuapb"; | |
}; | |
axi { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "axi"; | |
}; | |
pll_periphahb0 { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "pll_periphahb0"; | |
}; | |
ahb1 { | |
#clock-cells = <0x0>; | |
assigned-clock-rates = <0xbebc200>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "ahb1"; | |
linux,phandle = <0x99>; | |
phandle = <0x99>; | |
}; | |
apb1 { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "apb1"; | |
}; | |
apb2 { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "apb2"; | |
linux,phandle = <0x82>; | |
phandle = <0x82>; | |
}; | |
ahb2 { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "ahb2"; | |
}; | |
ths { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "ths"; | |
linux,phandle = <0x88>; | |
phandle = <0x88>; | |
}; | |
nand { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "nand"; | |
linux,phandle = <0x84>; | |
phandle = <0x84>; | |
}; | |
sdmmc0_mod { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "sdmmc0_mod"; | |
linux,phandle = <0x64>; | |
phandle = <0x64>; | |
}; | |
sdmmc0_bus { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "sdmmc0_bus"; | |
linux,phandle = <0x65>; | |
phandle = <0x65>; | |
}; | |
sdmmc0_rst { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "sdmmc0_rst"; | |
linux,phandle = <0x66>; | |
phandle = <0x66>; | |
}; | |
sdmmc1_mod { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "sdmmc1_mod"; | |
linux,phandle = <0x69>; | |
phandle = <0x69>; | |
}; | |
sdmmc1_bus { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "sdmmc1_bus"; | |
linux,phandle = <0x6a>; | |
phandle = <0x6a>; | |
}; | |
sdmmc1_rst { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "sdmmc1_rst"; | |
linux,phandle = <0x6b>; | |
phandle = <0x6b>; | |
}; | |
sdmmc2_mod { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "sdmmc2_mod"; | |
linux,phandle = <0x5f>; | |
phandle = <0x5f>; | |
}; | |
sdmmc2_bus { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "sdmmc2_bus"; | |
linux,phandle = <0x60>; | |
phandle = <0x60>; | |
}; | |
sdmmc2_rst { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "sdmmc2_rst"; | |
linux,phandle = <0x61>; | |
phandle = <0x61>; | |
}; | |
ts { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "ts"; | |
}; | |
ce { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "ce"; | |
linux,phandle = <0x7e>; | |
phandle = <0x7e>; | |
}; | |
spi0 { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "spi0"; | |
linux,phandle = <0x56>; | |
phandle = <0x56>; | |
}; | |
spi1 { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "spi1"; | |
linux,phandle = <0x5a>; | |
phandle = <0x5a>; | |
}; | |
i2s0 { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "i2s0"; | |
linux,phandle = <0x46>; | |
phandle = <0x46>; | |
}; | |
i2s1 { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "i2s1"; | |
linux,phandle = <0x4b>; | |
phandle = <0x4b>; | |
}; | |
i2s2 { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "i2s2"; | |
linux,phandle = <0x4c>; | |
phandle = <0x4c>; | |
}; | |
spdif { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "spdif"; | |
linux,phandle = <0x4d>; | |
phandle = <0x4d>; | |
}; | |
usbphy0 { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "usbphy0"; | |
linux,phandle = <0x32>; | |
phandle = <0x32>; | |
}; | |
usbphy1 { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "usbphy1"; | |
linux,phandle = <0x38>; | |
phandle = <0x38>; | |
}; | |
usbhsic { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "usbhsic"; | |
linux,phandle = <0x3a>; | |
phandle = <0x3a>; | |
}; | |
usbhsic12m { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "usbhsic12m"; | |
linux,phandle = <0x3b>; | |
phandle = <0x3b>; | |
}; | |
usbohci112m { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "usbohci112m"; | |
linux,phandle = <0x3e>; | |
phandle = <0x3e>; | |
}; | |
usbohci012m { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "usbohci012m"; | |
linux,phandle = <0x36>; | |
phandle = <0x36>; | |
}; | |
usbohci1 { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "usbohci1"; | |
linux,phandle = <0x3d>; | |
phandle = <0x3d>; | |
}; | |
usbohci0 { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "usbohci0"; | |
linux,phandle = <0x35>; | |
phandle = <0x35>; | |
}; | |
de { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
assigned-clock-parents = <0x7>; | |
assigned-clock-rates = <0x11b3dc40>; | |
clock-output-names = "de"; | |
linux,phandle = <0x6e>; | |
phandle = <0x6e>; | |
}; | |
tcon0 { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
assigned-clock-parents = <0x8>; | |
clock-output-names = "tcon0"; | |
linux,phandle = <0x6f>; | |
phandle = <0x6f>; | |
}; | |
tcon1 { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
assigned-clock-parents = <0x3>; | |
clock-output-names = "tcon1"; | |
linux,phandle = <0x70>; | |
phandle = <0x70>; | |
}; | |
deinterlace { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "deinterlace"; | |
linux,phandle = <0x80>; | |
phandle = <0x80>; | |
}; | |
csi_s { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "csi_s"; | |
linux,phandle = <0x77>; | |
phandle = <0x77>; | |
}; | |
csi_m { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "csi_m"; | |
linux,phandle = <0x78>; | |
phandle = <0x78>; | |
}; | |
csi_misc { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "csi_misc"; | |
linux,phandle = <0x79>; | |
phandle = <0x79>; | |
}; | |
ve { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "ve"; | |
linux,phandle = <0x17>; | |
phandle = <0x17>; | |
}; | |
adda { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "adda"; | |
linux,phandle = <0x45>; | |
phandle = <0x45>; | |
}; | |
addax4 { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "addax4"; | |
}; | |
avs { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "avs"; | |
}; | |
hdmi { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
assigned-clock-parents = <0x3>; | |
clock-output-names = "hdmi"; | |
linux,phandle = <0x73>; | |
phandle = <0x73>; | |
}; | |
hdmi_slow { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "hdmi_slow"; | |
linux,phandle = <0x74>; | |
phandle = <0x74>; | |
}; | |
mbus { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "mbus"; | |
}; | |
mipidsi { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "mipidsi"; | |
linux,phandle = <0x72>; | |
phandle = <0x72>; | |
}; | |
gpu { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "gpu"; | |
linux,phandle = <0x9b>; | |
phandle = <0x9b>; | |
}; | |
usbehci_16 { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "usbohci_16"; | |
}; | |
usbehci1 { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "usbehci1"; | |
linux,phandle = <0x39>; | |
phandle = <0x39>; | |
}; | |
usbehci0 { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "usbehci0"; | |
linux,phandle = <0x34>; | |
phandle = <0x34>; | |
}; | |
usbotg { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "usbotg"; | |
linux,phandle = <0x33>; | |
phandle = <0x33>; | |
}; | |
gmac { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "gmac"; | |
linux,phandle = <0x93>; | |
phandle = <0x93>; | |
}; | |
sdram { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "sdram"; | |
}; | |
dma { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "dma"; | |
linux,phandle = <0xb>; | |
phandle = <0xb>; | |
}; | |
hwspinlock_rst { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "hwspinlock_rst"; | |
linux,phandle = <0xf>; | |
phandle = <0xf>; | |
}; | |
hwspinlock_bus { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "hwspinlock_bus"; | |
linux,phandle = <0x10>; | |
phandle = <0x10>; | |
}; | |
msgbox { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "msgbox"; | |
linux,phandle = <0xe>; | |
phandle = <0xe>; | |
}; | |
lvds { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "lvds"; | |
linux,phandle = <0x71>; | |
phandle = <0x71>; | |
}; | |
uart0 { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "uart0"; | |
linux,phandle = <0x18>; | |
phandle = <0x18>; | |
}; | |
uart1 { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "uart1"; | |
linux,phandle = <0x1b>; | |
phandle = <0x1b>; | |
}; | |
uart2 { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "uart2"; | |
linux,phandle = <0x1e>; | |
phandle = <0x1e>; | |
}; | |
uart3 { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "uart3"; | |
linux,phandle = <0x21>; | |
phandle = <0x21>; | |
}; | |
uart4 { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "uart4"; | |
linux,phandle = <0x24>; | |
phandle = <0x24>; | |
}; | |
scr { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "scr"; | |
linux,phandle = <0x81>; | |
phandle = <0x81>; | |
}; | |
twi0 { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "twi0"; | |
linux,phandle = <0x27>; | |
phandle = <0x27>; | |
}; | |
twi1 { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "twi1"; | |
linux,phandle = <0x2a>; | |
phandle = <0x2a>; | |
}; | |
twi2 { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "twi2"; | |
linux,phandle = <0x2d>; | |
phandle = <0x2d>; | |
}; | |
twi3 { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "twi3"; | |
}; | |
pio { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "pio"; | |
linux,phandle = <0xa>; | |
phandle = <0xa>; | |
}; | |
cpurcir { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-cpus-clock"; | |
clock-output-names = "cpurcir"; | |
linux,phandle = <0x12>; | |
phandle = <0x12>; | |
}; | |
cpurpio { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-cpus-clock"; | |
clock-output-names = "cpurpio"; | |
linux,phandle = <0x9>; | |
phandle = <0x9>; | |
}; | |
cpurpll_peri0 { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-cpus-clock"; | |
clock-output-names = "cpurpll_peri0"; | |
}; | |
cpurcpus { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-cpus-clock"; | |
clock-output-names = "cpurcpus"; | |
}; | |
cpurahbs { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-cpus-clock"; | |
clock-output-names = "cpurahbs"; | |
}; | |
cpurapbs { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-cpus-clock"; | |
clock-output-names = "cpurapbs"; | |
}; | |
losc_out { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-cpus-clock"; | |
clock-output-names = "losc_out"; | |
linux,phandle = <0x9c>; | |
phandle = <0x9c>; | |
}; | |
adda_com { | |
#clock-cells = <0x0>; | |
compatible = "allwinner,sunxi-periph-cpus-clock"; | |
clock-output-names = "adda_com"; | |
linux,phandle = <0x40>; | |
phandle = <0x40>; | |
}; | |
}; | |
soc@01c00000 { | |
compatible = "simple-bus"; | |
#address-cells = <0x2>; | |
#size-cells = <0x2>; | |
ranges; | |
device_type = "soc"; | |
pinctrl@01f02c00 { | |
compatible = "allwinner,sun50i-r-pinctrl"; | |
reg = <0x0 0x1f02c00 0x0 0x400>; | |
interrupts = <0x0 0x2d 0x4>; | |
clocks = <0x9>; | |
device_type = "r_pio"; | |
gpio-controller; | |
interrupt-controller; | |
#interrupt-cells = <0x2>; | |
#size-cells = <0x0>; | |
#gpio-cells = <0x6>; | |
linux,phandle = <0x7d>; | |
phandle = <0x7d>; | |
s_cir0@0 { | |
allwinner,pins = "PL11"; | |
allwinner,function = "s_cir0"; | |
allwinner,muxsel = <0x2>; | |
allwinner,drive = <0x2>; | |
allwinner,pull = <0x1>; | |
linux,phandle = <0x11>; | |
phandle = <0x11>; | |
}; | |
pwm16@0 { | |
linux,phandle = <0xb3>; | |
phandle = <0xb3>; | |
allwinner,pins = "PL10"; | |
allwinner,function = "pwm16"; | |
allwinner,pname = "pwm_positive"; | |
allwinner,muxsel = <0x2>; | |
allwinner,pull = <0x0>; | |
allwinner,drive = <0xffffffff>; | |
allwinner,data = <0xffffffff>; | |
}; | |
pwm16@1 { | |
linux,phandle = <0xb4>; | |
phandle = <0xb4>; | |
allwinner,pins = "PL10"; | |
allwinner,function = "pwm16"; | |
allwinner,pname = "pwm_positive"; | |
allwinner,muxsel = <0x7>; | |
allwinner,pull = <0x0>; | |
allwinner,drive = <0xffffffff>; | |
allwinner,data = <0xffffffff>; | |
}; | |
s_uart0@0 { | |
linux,phandle = <0xb9>; | |
phandle = <0xb9>; | |
allwinner,pins = "PL2", "PL3"; | |
allwinner,function = "s_uart0"; | |
allwinner,pname = "s_uart0_tx", "s_uart0_rx"; | |
allwinner,muxsel = <0x2>; | |
allwinner,pull = <0xffffffff>; | |
allwinner,drive = <0xffffffff>; | |
allwinner,data = <0xffffffff>; | |
}; | |
s_rsb0@0 { | |
linux,phandle = <0xba>; | |
phandle = <0xba>; | |
allwinner,pins = "PL0", "PL1"; | |
allwinner,function = "s_rsb0"; | |
allwinner,pname = "s_rsb0_sck", "s_rsb0_sda"; | |
allwinner,muxsel = <0x2>; | |
allwinner,pull = <0x1>; | |
allwinner,drive = <0x2>; | |
allwinner,data = <0xffffffff>; | |
}; | |
s_jtag0@0 { | |
linux,phandle = <0xbb>; | |
phandle = <0xbb>; | |
allwinner,pins = "PL4", "PL5", "PL6", "PL7"; | |
allwinner,function = "s_jtag0"; | |
allwinner,pname = "s_jtag0_tms", "s_jtag0_tck", "s_jtag0_tdo", "s_jtag0_tdi"; | |
allwinner,muxsel = <0x2>; | |
allwinner,pull = <0x1>; | |
allwinner,drive = <0x2>; | |
allwinner,data = <0xffffffff>; | |
}; | |
}; | |
pinctrl@01c20800 { | |
compatible = "allwinner,sun50i-pinctrl"; | |
reg = <0x0 0x1c20800 0x0 0x400>; | |
interrupts = <0x0 0xb 0x4 0x0 0x11 0x4 0x0 0x15 0x4>; | |
device_type = "pio"; | |
clocks = <0xa>; | |
gpio-controller; | |
interrupt-controller; | |
#interrupt-cells = <0x2>; | |
#size-cells = <0x0>; | |
#gpio-cells = <0x6>; | |
linux,phandle = <0x30>; | |
phandle = <0x30>; | |
uart0@1 { | |
allwinner,pins = "PB8", "PB9"; | |
allwinner,function = "io_disabled"; | |
allwinner,muxsel = <0x7>; | |
allwinner,drive = <0x1>; | |
allwinner,pull = <0x1>; | |
linux,phandle = <0x1a>; | |
phandle = <0x1a>; | |
}; | |
uart1@1 { | |
allwinner,pins = "PG6", "PG7", "PG8", "PG9"; | |
allwinner,function = "io_disabled"; | |
allwinner,muxsel = <0x7>; | |
allwinner,drive = <0x1>; | |
allwinner,pull = <0x1>; | |
linux,phandle = <0x1d>; | |
phandle = <0x1d>; | |
}; | |
uart2@1 { | |
allwinner,pins = "PB0", "PB1", "PB2", "PB3"; | |
allwinner,function = "io_disabled"; | |
allwinner,muxsel = <0x7>; | |
allwinner,drive = <0x1>; | |
allwinner,pull = <0x1>; | |
linux,phandle = <0x20>; | |
phandle = <0x20>; | |
}; | |
uart3@1 { | |
allwinner,pins = "PH4", "PH5", "PH6", "PH7"; | |
allwinner,function = "io_disabled"; | |
allwinner,muxsel = <0x7>; | |
allwinner,drive = <0x1>; | |
allwinner,pull = <0x1>; | |
linux,phandle = <0x23>; | |
phandle = <0x23>; | |
}; | |
uart4@1 { | |
allwinner,pins = "PD2", "PD3", "PD4", "PD5"; | |
allwinner,function = "io_disabled"; | |
allwinner,muxsel = <0x7>; | |
allwinner,drive = <0x1>; | |
allwinner,pull = <0x1>; | |
linux,phandle = <0x26>; | |
phandle = <0x26>; | |
}; | |
twi0@1 { | |
allwinner,pins = "PH0", "PH1"; | |
allwinner,function = "io_disabled"; | |
allwinner,muxsel = <0x7>; | |
allwinner,drive = <0x1>; | |
allwinner,pull = <0x0>; | |
linux,phandle = <0x29>; | |
phandle = <0x29>; | |
}; | |
twi1@1 { | |
allwinner,pins = "PH2", "PH3"; | |
allwinner,function = "io_disabled"; | |
allwinner,muxsel = <0x7>; | |
allwinner,drive = <0x1>; | |
allwinner,pull = <0x0>; | |
linux,phandle = <0x2c>; | |
phandle = <0x2c>; | |
}; | |
twi2@1 { | |
allwinner,pins = "PE14", "PE15"; | |
allwinner,function = "io_disabled"; | |
allwinner,muxsel = <0x7>; | |
allwinner,drive = <0x1>; | |
allwinner,pull = <0x0>; | |
linux,phandle = <0x2f>; | |
phandle = <0x2f>; | |
}; | |
spi0@2 { | |
allwinner,pins = "PC3", "PC2", "PC0", "PC1"; | |
allwinner,function = "io_disabled"; | |
allwinner,muxsel = <0x7>; | |
allwinner,drive = <0x1>; | |
allwinner,pull = <0x0>; | |
linux,phandle = <0x59>; | |
phandle = <0x59>; | |
}; | |
spi1@2 { | |
allwinner,pins = "PD0", "PD1", "PD2", "PD3"; | |
allwinner,function = "io_disabled"; | |
allwinner,muxsel = <0x7>; | |
allwinner,drive = <0x1>; | |
allwinner,pull = <0x0>; | |
linux,phandle = <0x5d>; | |
phandle = <0x5d>; | |
}; | |
sdc0@1 { | |
allwinner,pins = "PF0", "PF1", "PF2", "PF3", "PF4", "PF5"; | |
allwinner,function = "io_disabled"; | |
allwinner,muxsel = <0x7>; | |
allwinner,drive = <0x1>; | |
allwinner,pull = <0x1>; | |
linux,phandle = <0x68>; | |
phandle = <0x68>; | |
}; | |
sdc1@1 { | |
allwinner,pins = "PG0", "PG1", "PG2", "PG3", "PG4", "PG5"; | |
allwinner,function = "io_disabled"; | |
allwinner,muxsel = <0x7>; | |
allwinner,drive = <0x1>; | |
allwinner,pull = <0x1>; | |
linux,phandle = <0x6d>; | |
phandle = <0x6d>; | |
}; | |
sdc2@1 { | |
allwinner,pins = "PC1", "PC5", "PC6", "PC8", "PC9", "PC10", "PC11", "PC12", "PC13", "PC14", "PC15", "PC16"; | |
allwinner,function = "io_disabled"; | |
allwinner,muxsel = <0x7>; | |
allwinner,drive = <0x1>; | |
allwinner,pull = <0x1>; | |
linux,phandle = <0x63>; | |
phandle = <0x63>; | |
}; | |
daudio0@0 { | |
allwinner,pins = "PB6", "PB3", "PB4", "PB5", "PB7"; | |
allwinner,function = "pcm0"; | |
allwinner,muxsel = <0x3>; | |
allwinner,drive = <0x1>; | |
allwinner,pull = <0x0>; | |
linux,phandle = <0x47>; | |
phandle = <0x47>; | |
}; | |
daudio0_sleep@0 { | |
allwinner,pins = "PB6", "PB3", "PB4", "PB5", "PB7"; | |
allwinner,function = "io_disabled"; | |
allwinner,muxsel = <0x7>; | |
allwinner,drive = <0x1>; | |
allwinner,pull = <0x0>; | |
linux,phandle = <0x48>; | |
phandle = <0x48>; | |
}; | |
daudio1@0 { | |
allwinner,pins = "PG10", "PG11", "PG12", "PG13"; | |
allwinner,function = "pcm1"; | |
allwinner,muxsel = <0x3>; | |
allwinner,drive = <0x1>; | |
allwinner,pull = <0x0>; | |
linux,phandle = <0x49>; | |
phandle = <0x49>; | |
}; | |
daudio1_sleep@0 { | |
allwinner,pins = "PG10", "PG11", "PG12", "PG13"; | |
allwinner,function = "io_disabled"; | |
allwinner,muxsel = <0x7>; | |
allwinner,drive = <0x1>; | |
allwinner,pull = <0x0>; | |
linux,phandle = <0x4a>; | |
phandle = <0x4a>; | |
}; | |
aif2@0 { | |
allwinner,pins = "PB6", "PB4", "PB5", "PB7"; | |
allwinner,function = "aif2"; | |
allwinner,muxsel = <0x2>; | |
allwinner,drive = <0x1>; | |
allwinner,pull = <0x0>; | |
linux,phandle = <0x41>; | |
phandle = <0x41>; | |
}; | |
aif3@0 { | |
allwinner,pins = "PG10", "PG11", "PG12", "PG13"; | |
allwinner,function = "aif3"; | |
allwinner,muxsel = <0x2>; | |
allwinner,drive = <0x1>; | |
allwinner,pull = <0x0>; | |
linux,phandle = <0x42>; | |
phandle = <0x42>; | |
}; | |
aif2_sleep@0 { | |
allwinner,pins = "PB6", "PB4", "PB5", "PB7"; | |
allwinner,function = "io_disabled"; | |
allwinner,muxsel = <0x7>; | |
allwinner,drive = <0x1>; | |
allwinner,pull = <0x0>; | |
linux,phandle = <0x43>; | |
phandle = <0x43>; | |
}; | |
aif3_sleep@0 { | |
allwinner,pins = "PG10", "PG11", "PG12", "PG13"; | |
allwinner,function = "io_disabled"; | |
allwinner,muxsel = <0x7>; | |
allwinner,drive = <0x1>; | |
allwinner,pull = <0x0>; | |
linux,phandle = <0x44>; | |
phandle = <0x44>; | |
}; | |
spdif@0 { | |
allwinner,pins = "PH8"; | |
allwinner,function = "spdif0"; | |
allwinner,muxsel = <0x2>; | |
allwinner,drive = <0x1>; | |
allwinner,pull = <0x0>; | |
linux,phandle = <0x4e>; | |
phandle = <0x4e>; | |
}; | |
spdif_sleep@0 { | |
allwinner,pins = "PH8"; | |
allwinner,function = "io_disabled"; | |
allwinner,muxsel = <0x7>; | |
allwinner,drive = <0x1>; | |
allwinner,pull = <0x0>; | |
linux,phandle = <0x4f>; | |
phandle = <0x4f>; | |
}; | |
csi0_sleep@0 { | |
allwinner,pins = "PE0", "PE2", "PE3", "PE4", "PE5", "PE6", "PE7", "PE8", "PE9", "PE10", "PE11", "PE12", "PE13"; | |
allwinner,pname = "csi0_pck", "csi0_hsync", "csi0_vsync", "csi0_d0", "csi0_d1", "csi0_d2", "csi0_d3", "csi0_d4", "csi0_d5", "csi0_d6", "csi0_d7", "csi0_sck", "csi0_sda"; | |
allwinner,function = "io_disabled"; | |
allwinner,muxsel = <0x7>; | |
allwinner,drive = <0x1>; | |
allwinner,pull = <0x0>; | |
allwinner,data = <0x0>; | |
linux,phandle = <0x7b>; | |
phandle = <0x7b>; | |
}; | |
smartcard@0 { | |
allwinner,pins = "PB1", "PB4", "PB5", "PB6", "PB7"; | |
allwinner,function = "sim0"; | |
allwinner,muxsel = <0x5>; | |
allwinner,drive = <0x1>; | |
allwinner,pull = <0x1>; | |
linux,phandle = <0x83>; | |
phandle = <0x83>; | |
}; | |
nand0@2 { | |
allwinner,pins = "PC0", "PC1", "PC2", "PC3", "PC4", "PC5", "PC6", "PC7", "PC8", "PC9", "PC10", "PC11", "PC12", "PC13", "PC14", "PC15", "PC16", "PC17", "PC18"; | |
allwinner,function = "io_disabled"; | |
allwinner,muxsel = <0x7>; | |
allwinner,drive = <0x1>; | |
allwinner,pull = <0x0>; | |
linux,phandle = <0x87>; | |
phandle = <0x87>; | |
}; | |
card0_boot_para@0 { | |
linux,phandle = <0x9d>; | |
phandle = <0x9d>; | |
allwinner,pins = "PF0", "PF1", "PF2", "PF3", "PF4", "PF5"; | |
allwinner,function = "card0_boot_para"; | |
allwinner,pname = "sdc_d1", "sdc_d0", "sdc_clk", "sdc_cmd", "sdc_d3", "sdc_d2"; | |
allwinner,muxsel = <0x2>; | |
allwinner,pull = <0x1>; | |
allwinner,drive = <0x2>; | |
allwinner,data = <0xffffffff>; | |
}; | |
card2_boot_para@0 { | |
linux,phandle = <0x9e>; | |
phandle = <0x9e>; | |
allwinner,pins = "PC1", "PC5", "PC6", "PC8", "PC9", "PC10", "PC11", "PC12", "PC13", "PC14", "PC15", "PC16"; | |
allwinner,function = "card2_boot_para"; | |
allwinner,pname = "sdc_ds", "sdc_clk", "sdc_cmd", "sdc_d0", "sdc_d1", "sdc_d2", "sdc_d3", "sdc_d4", "sdc_d5", "sdc_d6", "sdc_d7", "sdc_emmc_rst"; | |
allwinner,muxsel = <0x3>; | |
allwinner,pull = <0x1>; | |
allwinner,drive = <0x3>; | |
allwinner,data = <0xffffffff>; | |
}; | |
twi_para@0 { | |
linux,phandle = <0x9f>; | |
phandle = <0x9f>; | |
allwinner,pins = "PH0", "PH1"; | |
allwinner,function = "twi_para"; | |
allwinner,pname = "twi_scl", "twi_sda"; | |
allwinner,muxsel = <0x2>; | |
allwinner,pull = <0xffffffff>; | |
allwinner,drive = <0xffffffff>; | |
allwinner,data = <0xffffffff>; | |
}; | |
uart_para@0 { | |
linux,phandle = <0xa0>; | |
phandle = <0xa0>; | |
allwinner,pins = "PB8", "PB9"; | |
allwinner,function = "uart_para"; | |
allwinner,pname = "uart_debug_tx", "uart_debug_rx"; | |
allwinner,muxsel = <0x4>; | |
allwinner,pull = <0x1>; | |
allwinner,drive = <0xffffffff>; | |
allwinner,data = <0xffffffff>; | |
}; | |
jtag_para@0 { | |
linux,phandle = <0xa1>; | |
phandle = <0xa1>; | |
allwinner,pins = "PB0", "PB1", "PB2", "PB3"; | |
allwinner,function = "jtag_para"; | |
allwinner,pname = "jtag_ms", "jtag_ck", "jtag_do", "jtag_di"; | |
allwinner,muxsel = <0x4>; | |
allwinner,pull = <0xffffffff>; | |
allwinner,drive = <0xffffffff>; | |
allwinner,data = <0xffffffff>; | |
}; | |
gmac0@0 { | |
linux,phandle = <0xa2>; | |
phandle = <0xa2>; | |
allwinner,pins = "PD8", "PD9", "PD10", "PD11", "PD12", "PD13", "PD14", "PD15", "PD16", "PD17", "PD18", "PD19", "PD20", "PD21", "PD22", "PD23"; | |
allwinner,function = "gmac0"; | |
allwinner,pname = "gmac_rxd3", "gmac_rxd2", "gmac_rxd1", "gmac_rxd0", "gmac_rxclk", "gmac_rxdv", "gmac_rxerr", "gmac_txd3", "gmac_txd2", "gmac_txd1", "gmac_txd0", "gmac_txclk", "gmac_txen", "gmac_clkin", "gmac_mdc", "gmac_mdio"; | |
allwinner,muxsel = <0x4>; | |
allwinner,pull = <0xffffffff>; | |
allwinner,drive = <0x3>; | |
allwinner,data = <0xffffffff>; | |
}; | |
twi0@0 { | |
linux,phandle = <0xa3>; | |
phandle = <0xa3>; | |
allwinner,pins = "PH0", "PH1"; | |
allwinner,function = "twi0"; | |
allwinner,pname = "twi0_scl", "twi0_sda"; | |
allwinner,muxsel = <0x2>; | |
allwinner,pull = <0xffffffff>; | |
allwinner,drive = <0xffffffff>; | |
allwinner,data = <0xffffffff>; | |
}; | |
twi1@0 { | |
linux,phandle = <0xa4>; | |
phandle = <0xa4>; | |
allwinner,pins = "PH2", "PH3"; | |
allwinner,function = "twi1"; | |
allwinner,pname = "twi1_scl", "twi1_sda"; | |
allwinner,muxsel = <0x2>; | |
allwinner,pull = <0xffffffff>; | |
allwinner,drive = <0xffffffff>; | |
allwinner,data = <0xffffffff>; | |
}; | |
twi2@0 { | |
linux,phandle = <0xa5>; | |
phandle = <0xa5>; | |
allwinner,pins = "PE14", "PE15"; | |
allwinner,function = "twi2"; | |
allwinner,pname = "twi2_scl", "twi2_sda"; | |
allwinner,muxsel = <0x3>; | |
allwinner,pull = <0xffffffff>; | |
allwinner,drive = <0xffffffff>; | |
allwinner,data = <0xffffffff>; | |
}; | |
uart0@0 { | |
linux,phandle = <0xa6>; | |
phandle = <0xa6>; | |
allwinner,pins = "PB8", "PB9"; | |
allwinner,function = "uart0"; | |
allwinner,pname = "uart0_tx", "uart0_rx"; | |
allwinner,muxsel = <0x4>; | |
allwinner,pull = <0x1>; | |
allwinner,drive = <0xffffffff>; | |
allwinner,data = <0xffffffff>; | |
}; | |
uart1@0 { | |
linux,phandle = <0xa7>; | |
phandle = <0xa7>; | |
allwinner,pins = "PG6", "PG7", "PG8", "PG9"; | |
allwinner,function = "uart1"; | |
allwinner,pname = "uart1_tx", "uart1_rx", "uart1_rts", "uart1_cts"; | |
allwinner,muxsel = <0x2>; | |
allwinner,pull = <0x1>; | |
allwinner,drive = <0xffffffff>; | |
allwinner,data = <0xffffffff>; | |
}; | |
uart2@0 { | |
linux,phandle = <0xa8>; | |
phandle = <0xa8>; | |
allwinner,pins = "PB0", "PB1", "PB2", "PB3"; | |
allwinner,function = "uart2"; | |
allwinner,pname = "uart2_tx", "uart2_rx", "uart2_rts", "uart2_cts"; | |
allwinner,muxsel = <0x2>; | |
allwinner,pull = <0x1>; | |
allwinner,drive = <0xffffffff>; | |
allwinner,data = <0xffffffff>; | |
}; | |
uart3@0 { | |
linux,phandle = <0xa9>; | |
phandle = <0xa9>; | |
allwinner,pins = "PH4", "PH5", "PH6", "PH7"; | |
allwinner,function = "uart3"; | |
allwinner,pname = "uart3_tx", "uart3_rx", "uart3_rts", "uart3_cts"; | |
allwinner,muxsel = <0x2>; | |
allwinner,pull = <0x1>; | |
allwinner,drive = <0xffffffff>; | |
allwinner,data = <0xffffffff>; | |
}; | |
uart4@0 { | |
linux,phandle = <0xaa>; | |
phandle = <0xaa>; | |
allwinner,pins = "PD2", "PD3", "PD4", "PD5"; | |
allwinner,function = "uart4"; | |
allwinner,pname = "uart4_tx", "uart4_rx", "uart4_rts", "uart4_cts"; | |
allwinner,muxsel = <0x3>; | |
allwinner,pull = <0x1>; | |
allwinner,drive = <0xffffffff>; | |
allwinner,data = <0xffffffff>; | |
}; | |
spi0@0 { | |
linux,phandle = <0xab>; | |
phandle = <0xab>; | |
allwinner,pins = "PC3"; | |
allwinner,function = "spi0"; | |
allwinner,pname = "spi0_cs0"; | |
allwinner,muxsel = <0x4>; | |
allwinner,pull = <0x1>; | |
allwinner,drive = <0xffffffff>; | |
allwinner,data = <0xffffffff>; | |
}; | |
spi0@1 { | |
linux,phandle = <0xac>; | |
phandle = <0xac>; | |
allwinner,pins = "PC2", "PC0", "PC1"; | |
allwinner,function = "spi0"; | |
allwinner,pname = "spi0_sclk", "spi0_mosi", "spi0_miso"; | |
allwinner,muxsel = <0x4>; | |
allwinner,pull = <0xffffffff>; | |
allwinner,drive = <0xffffffff>; | |
allwinner,data = <0xffffffff>; | |
}; | |
spi1@0 { | |
linux,phandle = <0xad>; | |
phandle = <0xad>; | |
allwinner,pins = "PD0"; | |
allwinner,function = "spi1"; | |
allwinner,pname = "spi1_cs0"; | |
allwinner,muxsel = <0x4>; | |
allwinner,pull = <0x1>; | |
allwinner,drive = <0xffffffff>; | |
allwinner,data = <0xffffffff>; | |
}; | |
spi1@1 { | |
linux,phandle = <0xae>; | |
phandle = <0xae>; | |
allwinner,pins = "PD1", "PD2", "PD3"; | |
allwinner,function = "spi1"; | |
allwinner,pname = "spi1_sclk", "spi1_mosi", "spi1_miso"; | |
allwinner,muxsel = <0x4>; | |
allwinner,pull = <0xffffffff>; | |
allwinner,drive = <0xffffffff>; | |
allwinner,data = <0xffffffff>; | |
}; | |
nand0@0 { | |
linux,phandle = <0xaf>; | |
phandle = <0xaf>; | |
allwinner,pins = "PC0", "PC1", "PC2", "PC5", "PC8", "PC9", "PC10", "PC11", "PC12", "PC13", "PC14", "PC15", "PC16"; | |
allwinner,function = "nand0"; | |
allwinner,pname = "nand0_we", "nand0_ale", "nand0_cle", "nand0_nre", "nand0_d0", "nand0_d1", "nand0_d2", "nand0_d3", "nand0_d4", "nand0_d5", "nand0_d6", "nand0_d7", "nand0_ndqs"; | |
allwinner,muxsel = <0x2>; | |
allwinner,pull = <0x0>; | |
allwinner,drive = <0x1>; | |
allwinner,data = <0xffffffff>; | |
}; | |
nand0@1 { | |
linux,phandle = <0xb0>; | |
phandle = <0xb0>; | |
allwinner,pins = "PC3", "PC4", "PC6", "PC7", "PC17", "PC18"; | |
allwinner,function = "nand0"; | |
allwinner,pname = "nand0_ce1", "nand0_ce0", "nand0_rb0", "nand0_rb1", "nand0_ce2", "nand0_ce3"; | |
allwinner,muxsel = <0x2>; | |
allwinner,pull = <0x1>; | |
allwinner,drive = <0x1>; | |
allwinner,data = <0xffffffff>; | |
}; | |
pwm0@0 { | |
linux,phandle = <0xb1>; | |
phandle = <0xb1>; | |
allwinner,pins = "PD22"; | |
allwinner,function = "pwm0"; | |
allwinner,pname = "pwm_positive"; | |
allwinner,muxsel = <0x2>; | |
allwinner,pull = <0x0>; | |
allwinner,drive = <0xffffffff>; | |
allwinner,data = <0xffffffff>; | |
}; | |
pwm0@1 { | |
linux,phandle = <0xb2>; | |
phandle = <0xb2>; | |
allwinner,pins = "PD22"; | |
allwinner,function = "pwm0"; | |
allwinner,pname = "pwm_positive"; | |
allwinner,muxsel = <0x7>; | |
allwinner,pull = <0x0>; | |
allwinner,drive = <0xffffffff>; | |
allwinner,data = <0xffffffff>; | |
}; | |
csi0@0 { | |
linux,phandle = <0xb5>; | |
phandle = <0xb5>; | |
allwinner,pins = "PE0", "PE2", "PE3", "PE4", "PE5", "PE6", "PE7", "PE8", "PE9", "PE10", "PE11", "PE12", "PE13"; | |
allwinner,function = "csi0"; | |
allwinner,pname = "csi0_pck", "csi0_hsync", "csi0_vsync", "csi0_d0", "csi0_d1", "csi0_d2", "csi0_d3", "csi0_d4", "csi0_d5", "csi0_d6", "csi0_d7", "csi0_sck", "csi0_sda"; | |
allwinner,muxsel = <0x2>; | |
allwinner,pull = <0xffffffff>; | |
allwinner,drive = <0xffffffff>; | |
allwinner,data = <0xffffffff>; | |
}; | |
sdc0@0 { | |
linux,phandle = <0xb6>; | |
phandle = <0xb6>; | |
allwinner,pins = "PF0", "PF1", "PF2", "PF3", "PF4", "PF5"; | |
allwinner,function = "sdc0"; | |
allwinner,pname = "sdc0_d1", "sdc0_d0", "sdc0_clk", "sdc0_cmd", "sdc0_d3", "sdc0_d2"; | |
allwinner,muxsel = <0x2>; | |
allwinner,pull = <0x1>; | |
allwinner,drive = <0x2>; | |
allwinner,data = <0xffffffff>; | |
}; | |
sdc1@0 { | |
linux,phandle = <0xb7>; | |
phandle = <0xb7>; | |
allwinner,pins = "PG0", "PG1", "PG2", "PG3", "PG4", "PG5"; | |
allwinner,function = "sdc1"; | |
allwinner,pname = "sdc1_clk", "sdc1_cmd", "sdc1_d0", "sdc1_d1", "sdc1_d2", "sdc1_d3"; | |
allwinner,muxsel = <0x2>; | |
allwinner,pull = <0x1>; | |
allwinner,drive = <0x3>; | |
allwinner,data = <0xffffffff>; | |
}; | |
sdc2@0 { | |
linux,phandle = <0xb8>; | |
phandle = <0xb8>; | |
allwinner,pins = "PC1", "PC5", "PC6", "PC8", "PC9", "PC10", "PC11", "PC12", "PC13", "PC14", "PC15", "PC16"; | |
allwinner,function = "sdc2"; | |
allwinner,pname = "sdc2_ds", "sdc2_clk", "sdc2_cmd", "sdc2_d0", "sdc2_d1", "sdc2_d2", "sdc2_d3", "sdc2_d4", "sdc2_d5", "sdc2_d6", "sdc2_d7", "sdc2_emmc_rst"; | |
allwinner,muxsel = <0x3>; | |
allwinner,pull = <0x1>; | |
allwinner,drive = <0x3>; | |
allwinner,data = <0xffffffff>; | |
}; | |
Vdevice@0 { | |
linux,phandle = <0xbc>; | |
phandle = <0xbc>; | |
allwinner,pins = "PB1", "PB2"; | |
allwinner,function = "Vdevice"; | |
allwinner,pname = "Vdevice_0", "Vdevice_1"; | |
allwinner,muxsel = <0x4>; | |
allwinner,pull = <0x1>; | |
allwinner,drive = <0x2>; | |
allwinner,data = <0xffffffff>; | |
}; | |
}; | |
pinctrl@0 { | |
compatible = "allwinner,axp-pinctrl"; | |
gpio-controller; | |
#size-cells = <0x0>; | |
#gpio-cells = <0x6>; | |
device_type = "axp_pio"; | |
linux,phandle = <0x31>; | |
phandle = <0x31>; | |
}; | |
dma-controller@01c02000 { | |
compatible = "allwinner,sun50i-dma"; | |
reg = <0x0 0x1c02000 0x0 0x1000>; | |
interrupts = <0x0 0x32 0x4>; | |
clocks = <0xb>; | |
#dma-cells = <0x1>; | |
}; | |
mbus-controller@01c62000 { | |
compatible = "allwinner,sun50i-mbus"; | |
reg = <0x0 0x1c62000 0x0 0x110>; | |
#mbus-cells = <0x1>; | |
}; | |
arisc { | |
compatible = "allwinner,sunxi-arisc"; | |
#address-cells = <0x2>; | |
#size-cells = <0x2>; | |
clocks = <0xc 0xd 0x6 0x4>; | |
clock-names = "losc", "iosc", "hosc", "pll_periph0"; | |
powchk_used = <0x0>; | |
power_reg = <0x2309621>; | |
system_power = <0x32>; | |
}; | |
arisc_space { | |
compatible = "allwinner,arisc_space"; | |
space1 = <0x40000 0x0 0x14000>; | |
space2 = <0x40100000 0x18000 0x4000>; | |
space3 = <0x40104000 0x0 0x1000>; | |
space4 = <0x40105000 0x0 0x1000>; | |
}; | |
standby_space { | |
compatible = "allwinner,standby_space"; | |
space1 = <0x41020000 0x0 0x800>; | |
}; | |
msgbox@1c17000 { | |
compatible = "allwinner,msgbox"; | |
clocks = <0xe>; | |
clock-names = "clk_msgbox"; | |
reg = <0x0 0x1c17000 0x0 0x1000>; | |
interrupts = <0x0 0x31 0x1>; | |
status = "okay"; | |
}; | |
hwspinlock@1c18000 { | |
compatible = "allwinner,sunxi-hwspinlock"; | |
clocks = <0xf 0x10>; | |
clock-names = "clk_hwspinlock_rst", "clk_hwspinlock_bus"; | |
reg = <0x0 0x1c18000 0x0 0x1000>; | |
status = "okay"; | |
num-locks = <0x8>; | |
}; | |
s_cir@1f02000 { | |
compatible = "allwinner,s_cir"; | |
reg = <0x0 0x1f02000 0x0 0x400>; | |
interrupts = <0x0 0x25 0x4>; | |
pinctrl-names = "default"; | |
pinctrl-0 = <0x11>; | |
clocks = <0x6 0x12>; | |
supply = "vcc-pl"; | |
supply_vol = <0x325aa0>; | |
status = "okay"; | |
device_type = "s_cir0"; | |
ir_addr_cnt = <0xf>; | |
ir_power_key_code0 = <0x57>; | |
ir_addr_code0 = <0x9f00>; | |
ir_power_key_code1 = <0x1a>; | |
ir_addr_code1 = <0xfb04>; | |
ir_power_key_code2 = <0x14>; | |
ir_addr_code2 = <0x7f80>; | |
ir_power_key_code3 = <0x15>; | |
ir_addr_code3 = <0x7f80>; | |
ir_power_key_code4 = <0xb>; | |
ir_addr_code4 = <0xf708>; | |
ir_power_key_code5 = <0x3>; | |
ir_addr_code5 = <0xef>; | |
ir_power_key_code6 = <0x9f>; | |
ir_addr_code6 = <0x4cb3>; | |
ir_power_key_code7 = <0xa>; | |
ir_addr_code7 = <0x7748>; | |
ir_power_key_code8 = <0x45>; | |
ir_addr_code8 = <0xbd02>; | |
ir_power_key_code9 = <0x4d>; | |
ir_addr_code9 = <0xde21>; | |
ir_power_key_code10 = <0x18>; | |
ir_addr_code10 = <0xfe01>; | |
ir_power_key_code11 = <0x57>; | |
ir_addr_code11 = <0xff00>; | |
ir_power_key_code12 = <0x4d>; | |
ir_addr_code12 = <0xff40>; | |
ir_power_key_code13 = <0x88>; | |
ir_addr_code13 = <0xdd22>; | |
ir_power_key_code14 = <0xa>; | |
ir_addr_code14 = <0x4040>; | |
}; | |
s_uart@1f02800 { | |
compatible = "allwinner,s_uart"; | |
reg = <0x0 0x1f02800 0x0 0x400>; | |
interrupts = <0x0 0x26 0x4>; | |
pinctrl-names = "default"; | |
status = "okay"; | |
device_type = "s_uart0"; | |
pinctrl-0 = <0xb9>; | |
}; | |
s_rsb@1f03400 { | |
compatible = "allwinner,s_rsb"; | |
reg = <0x0 0x1f03400 0x0 0x400>; | |
interrupts = <0x0 0x27 0x4>; | |
pinctrl-names = "default"; | |
status = "okay"; | |
device_type = "s_rsb0"; | |
pinctrl-0 = <0xba>; | |
}; | |
s_jtag0 { | |
compatible = "allwinner,s_jtag"; | |
pinctrl-names = "default"; | |
status = "disabled"; | |
device_type = "s_jtag0"; | |
pinctrl-0 = <0xbb>; | |
}; | |
timer@1c20c00 { | |
compatible = "allwinner,sunxi-timer"; | |
device_type = "timer"; | |
reg = <0x0 0x1c20c00 0x0 0x90>; | |
interrupts = <0x0 0x12 0x1>; | |
clock-frequency = <0x16e3600>; | |
timer-prescale = <0x10>; | |
}; | |
rtc@01f00000 { | |
compatible = "allwinner,sun50i-rtc"; | |
device_type = "rtc"; | |
reg = <0x0 0x1f00000 0x0 0x218>; | |
interrupts = <0x0 0x28 0x4>; | |
gpr_offset = <0x100>; | |
gpr_len = <0x4>; | |
}; | |
ve@01c0e000 { | |
compatible = "allwinner,sunxi-cedar-ve"; | |
reg = <0x0 0x1c0e000 0x0 0x1000 0x0 0x1c00000 0x0 0x10 0x0 0x1c20000 0x0 0x800>; | |
interrupts = <0x0 0x3a 0x4>; | |
clocks = <0x16 0x17>; | |
}; | |
uart@01c28000 { | |
compatible = "allwinner,sun50i-uart"; | |
device_type = "uart0"; | |
reg = <0x0 0x1c28000 0x0 0x400>; | |
interrupts = <0x0 0x0 0x4>; | |
clocks = <0x18>; | |
pinctrl-names = "default", "sleep"; | |
pinctrl-1 = <0x1a>; | |
uart0_port = <0x0>; | |
uart0_type = <0x2>; | |
status = "okay"; | |
pinctrl-0 = <0xa6>; | |
}; | |
uart@01c28400 { | |
compatible = "allwinner,sun50i-uart"; | |
device_type = "uart1"; | |
reg = <0x0 0x1c28400 0x0 0x400>; | |
interrupts = <0x0 0x1 0x4>; | |
clocks = <0x1b>; | |
pinctrl-names = "default", "sleep"; | |
pinctrl-1 = <0x1d>; | |
uart1_port = <0x1>; | |
uart1_type = <0x4>; | |
status = "okay"; | |
pinctrl-0 = <0xa7>; | |
}; | |
uart@01c28800 { | |
compatible = "allwinner,sun50i-uart"; | |
device_type = "uart2"; | |
reg = <0x0 0x1c28800 0x0 0x400>; | |
interrupts = <0x0 0x2 0x4>; | |
clocks = <0x1e>; | |
pinctrl-names = "default", "sleep"; | |
pinctrl-1 = <0x20>; | |
uart2_port = <0x2>; | |
uart2_type = <0x4>; | |
status = "disabled"; | |
pinctrl-0 = <0xa8>; | |
}; | |
uart@01c28c00 { | |
compatible = "allwinner,sun50i-uart"; | |
device_type = "uart3"; | |
reg = <0x0 0x1c28c00 0x0 0x400>; | |
interrupts = <0x0 0x3 0x4>; | |
clocks = <0x21>; | |
pinctrl-names = "default", "sleep"; | |
pinctrl-1 = <0x23>; | |
uart3_port = <0x3>; | |
uart3_type = <0x4>; | |
status = "disabled"; | |
pinctrl-0 = <0xa9>; | |
}; | |
uart@01c29000 { | |
compatible = "allwinner,sun50i-uart"; | |
device_type = "uart4"; | |
reg = <0x0 0x1c29000 0x0 0x400>; | |
interrupts = <0x0 0x4 0x4>; | |
clocks = <0x24>; | |
pinctrl-names = "default", "sleep"; | |
pinctrl-1 = <0x26>; | |
uart4_port = <0x4>; | |
uart4_type = <0x4>; | |
status = "disabled"; | |
pinctrl-0 = <0xaa>; | |
}; | |
twi@0x01c2ac00 { | |
#address-cells = <0x1>; | |
#size-cells = <0x0>; | |
compatible = "allwinner,sun50i-twi"; | |
device_type = "twi0"; | |
reg = <0x0 0x1c2ac00 0x0 0x400>; | |
interrupts = <0x0 0x6 0x4>; | |
clocks = <0x27>; | |
clock-frequency = <0x61a80>; | |
pinctrl-names = "default", "sleep"; | |
pinctrl-1 = <0x29>; | |
status = "okay"; | |
pinctrl-0 = <0xa3>; | |
}; | |
twi@0x01c2b000 { | |
#address-cells = <0x1>; | |
#size-cells = <0x0>; | |
compatible = "allwinner,sun50i-twi"; | |
device_type = "twi1"; | |
reg = <0x0 0x1c2b000 0x0 0x400>; | |
interrupts = <0x0 0x7 0x4>; | |
clocks = <0x2a>; | |
clock-frequency = <0x30d40>; | |
pinctrl-names = "default", "sleep"; | |
pinctrl-1 = <0x2c>; | |
status = "disabled"; | |
pinctrl-0 = <0xa4>; | |
}; | |
twi@0x01c2b400 { | |
#address-cells = <0x1>; | |
#size-cells = <0x0>; | |
compatible = "allwinner,sun50i-twi"; | |
device_type = "twi2"; | |
reg = <0x0 0x1c2b400 0x0 0x400>; | |
interrupts = <0x0 0x8 0x4>; | |
clocks = <0x2d>; | |
clock-frequency = <0x30d40>; | |
pinctrl-names = "default", "sleep"; | |
pinctrl-1 = <0x2f>; | |
status = "disabled"; | |
pinctrl-0 = <0xa5>; | |
}; | |
usbc0@0 { | |
device_type = "usbc0"; | |
compatible = "allwinner,sunxi-otg-manager"; | |
usb_port_type = <0x2>; | |
usb_detect_type = <0x1>; | |
usb_det_vbus_gpio = "axp_ctrl"; | |
usb_host_init_state = <0x0>; | |
usb_regulator_io = "nocare"; | |
usb_wakeup_suspend = <0x0>; | |
usb_luns = <0x3>; | |
usb_serial_unique = <0x1>; | |
usb_serial_number = "20080411"; | |
rndis_wceis = <0x1>; | |
status = "okay"; | |
usb_id_gpio = <0x30 0x7 0x9 0x0 0x1 0xffffffff 0xffffffff>; | |
usb_drv_vbus_gpio = <0x31 0xfffe 0x3 0x1 0x0 0xffffffff 0x0>; | |
}; | |
udc-controller@0x01c19000 { | |
compatible = "allwinner,sunxi-udc"; | |
reg = <0x0 0x1c19000 0x0 0x1000 0x0 0x1c00000 0x0 0x100>; | |
interrupts = <0x0 0x47 0x4>; | |
clocks = <0x32 0x33>; | |
status = "okay"; | |
}; | |
ehci0-controller@0x01c1a000 { | |
compatible = "allwinner,sunxi-ehci0"; | |
reg = <0x0 0x1c1a000 0x0 0xfff 0x0 0x1c00000 0x0 0x100 0x0 0x1c19000 0x0 0x1000>; | |
interrupts = <0x0 0x48 0x4>; | |
clocks = <0x32 0x34>; | |
hci_ctrl_no = <0x0>; | |
status = "okay"; | |
}; | |
ohci0-controller@0x01c1a400 { | |
compatible = "allwinner,sunxi-ohci0"; | |
reg = <0x0 0x1c1a000 0x0 0xfff 0x0 0x1c00000 0x0 0x100 0x0 0x1c19000 0x0 0x1000>; | |
interrupts = <0x0 0x49 0x4>; | |
clocks = <0x32 0x35 0x36 0x37 0x6 0xc>; | |
hci_ctrl_no = <0x0>; | |
status = "okay"; | |
}; | |
usbc1@0 { | |
device_type = "usbc1"; | |
usb_host_init_state = <0x1>; | |
usb_regulator_io = "nocare"; | |
usb_wakeup_suspend = <0x0>; | |
usb_hsic_used = <0x0>; | |
usb_hsic_regulator_io = "vcc-hsic-12"; | |
usb_hsic_ctrl = <0x0>; | |
usb_hsic_usb3503_flag = <0x0>; | |
status = "okay"; | |
usb_drv_vbus_gpio; | |
usb_hsic_rdy_gpio; | |
usb_hsic_hub_connect_gpio; | |
usb_hsic_int_n_gpio; | |
usb_hsic_reset_n_gpio; | |
}; | |
ehci1-controller@0x01c1b000 { | |
compatible = "allwinner,sunxi-ehci1"; | |
reg = <0x0 0x1c1b000 0x0 0xfff 0x0 0x1c00000 0x0 0x100 0x0 0x1c19000 0x0 0x1000>; | |
interrupts = <0x0 0x4a 0x4>; | |
clocks = <0x38 0x39 0x3a 0x3b 0x3c>; | |
hci_ctrl_no = <0x1>; | |
status = "okay"; | |
}; | |
ohci1-controller@0x01c1b400 { | |
compatible = "allwinner,sunxi-ohci1"; | |
reg = <0x0 0x1c1b000 0x0 0xfff 0x0 0x1c00000 0x0 0x100 0x0 0x1c19000 0x0 0x1000>; | |
interrupts = <0x0 0x4b 0x4>; | |
clocks = <0x38 0x3d 0x3e 0x37 0x6 0xc>; | |
hci_ctrl_no = <0x1>; | |
status = "okay"; | |
}; | |
codec@0x01c22c00 { | |
compatible = "allwinner,sunxi-internal-codec"; | |
reg = <0x0 0x1c22c00 0x0 0x478 0x0 0x1f015c0 0x0 0x0>; | |
clocks = <0x3f 0x40>; | |
pinctrl-names = "aif2-default", "aif3-default", "aif2-sleep", "aif3-sleep"; | |
pinctrl-0 = <0x41>; | |
pinctrl-1 = <0x42>; | |
pinctrl-2 = <0x43>; | |
pinctrl-3 = <0x44>; | |
headphonevol = <0x38>; | |
spkervol = <0x1d>; | |
earpiecevol = <0x1e>; | |
maingain = <0x4>; | |
headsetmicgain = <0x4>; | |
adcagc_cfg = <0x0>; | |
adcdrc_cfg = <0x0>; | |
adchpf_cfg = <0x1>; | |
dacdrc_cfg = <0x0>; | |
dachpf_cfg = <0x0>; | |
aif1_lrlk_div = <0x40>; | |
aif2_lrlk_div = <0x40>; | |
aif2config = <0x0>; | |
aif3config = <0x0>; | |
pa_sleep_time = <0xa>; | |
dac_digital_vol = <0x9898>; | |
status = "okay"; | |
linux,phandle = <0x51>; | |
phandle = <0x51>; | |
device_type = "codec"; | |
gpio-spk = <0x30 0x3 0xe 0x1 0x0 0xffffffff 0x0>; | |
}; | |
i2s0-controller@0x01c22c00 { | |
compatible = "allwinner,sunxi-internal-i2s"; | |
reg = <0x0 0x1c22c00 0x0 0x478>; | |
clocks = <0x2 0x45>; | |
status = "okay"; | |
linux,phandle = <0x50>; | |
phandle = <0x50>; | |
device_type = "i2s"; | |
}; | |
daudio@0x01c22000 { | |
compatible = "allwinner,sunxi-daudio"; | |
reg = <0x0 0x1c22000 0x0 0x58>; | |
clocks = <0x2 0x46>; | |
pinctrl-names = "default", "sleep"; | |
pinctrl-0 = <0x47>; | |
pinctrl-1 = <0x48>; | |
pcm_lrck_period = <0x20>; | |
pcm_lrckr_period = <0x1>; | |
slot_width_select = <0x20>; | |
pcm_lsb_first = <0x0>; | |
tx_data_mode = <0x0>; | |
rx_data_mode = <0x0>; | |
daudio_master = <0x4>; | |
audio_format = <0x1>; | |
signal_inversion = <0x1>; | |
frametype = <0x0>; | |
tdm_config = <0x1>; | |
tdm_num = <0x0>; | |
status = "disabled"; | |
linux,phandle = <0x52>; | |
phandle = <0x52>; | |
device_type = "daudio0"; | |
}; | |
daudio@0x01c22400 { | |
compatible = "allwinner,sunxi-daudio"; | |
reg = <0x0 0x1c22400 0x0 0x58>; | |
pinctrl-names = "default", "sleep"; | |
pinctrl-0 = <0x49>; | |
pinctrl-1 = <0x4a>; | |
clocks = <0x2 0x4b>; | |
pcm_lrck_period = <0x20>; | |
pcm_lrckr_period = <0x1>; | |
slot_width_select = <0x20>; | |
pcm_lsb_first = <0x0>; | |
tx_data_mode = <0x0>; | |
rx_data_mode = <0x0>; | |
daudio_master = <0x4>; | |
audio_format = <0x1>; | |
signal_inversion = <0x1>; | |
frametype = <0x0>; | |
tdm_config = <0x1>; | |
tdm_num = <0x1>; | |
status = "disabled"; | |
linux,phandle = <0x53>; | |
phandle = <0x53>; | |
device_type = "daudio1"; | |
}; | |
daudio@0x01c22800 { | |
compatible = "allwinner,sunxi-tdmhdmi"; | |
reg = <0x0 0x1c22800 0x0 0x58>; | |
clocks = <0x2 0x4c>; | |
status = "okay"; | |
linux,phandle = <0x54>; | |
phandle = <0x54>; | |
device_type = "daudio2"; | |
}; | |
spdif-controller@0x01c21000 { | |
compatible = "allwinner,sunxi-spdif"; | |
reg = <0x0 0x1c21000 0x0 0x38>; | |
clocks = <0x2 0x4d>; | |
pinctrl-names = "default", "sleep"; | |
pinctrl-0 = <0x4e>; | |
pinctrl-1 = <0x4f>; | |
status = "disabled"; | |
linux,phandle = <0x55>; | |
phandle = <0x55>; | |
device_type = "spdif"; | |
}; | |
sound@0 { | |
compatible = "allwinner,sunxi-codec-machine"; | |
interrupts = <0x0 0x1c 0x4>; | |
sunxi,i2s-controller = <0x50>; | |
sunxi,audio-codec = <0x51>; | |
aif2fmt = <0x3>; | |
aif3fmt = <0x3>; | |
aif2master = <0x1>; | |
hp_detect_case = <0x1>; | |
status = "okay"; | |
device_type = "sndcodec"; | |
}; | |
sound@1 { | |
compatible = "allwinner,sunxi-daudio0-machine"; | |
sunxi,daudio0-controller = <0x52>; | |
status = "disabled"; | |
device_type = "snddaudio0"; | |
}; | |
sound@2 { | |
compatible = "allwinner,sunxi-daudio1-machine"; | |
sunxi,daudio1-controller = <0x53>; | |
status = "disabled"; | |
device_type = "snddaudio1"; | |
}; | |
sound@3 { | |
compatible = "allwinner,sunxi-hdmi-machine"; | |
sunxi,hdmi-controller = <0x54>; | |
status = "okay"; | |
device_type = "sndhdmi"; | |
}; | |
sound@4 { | |
compatible = "allwinner,sunxi-spdif-machine"; | |
sunxi,spdif-controller = <0x55>; | |
status = "disabled"; | |
device_type = "sndspdif"; | |
}; | |
spi@01c68000 { | |
#address-cells = <0x1>; | |
#size-cells = <0x0>; | |
compatible = "allwinner,sun50i-spi"; | |
device_type = "spi0"; | |
reg = <0x0 0x1c68000 0x0 0x1000>; | |
interrupts = <0x0 0x41 0x4>; | |
clocks = <0x4 0x56>; | |
clock-frequency = <0x5f5e100>; | |
pinctrl-names = "default", "sleep"; | |
pinctrl-1 = <0x59>; | |
spi0_cs_number = <0x1>; | |
spi0_cs_bitmap = <0x1>; | |
status = "disabled"; | |
pinctrl-0 = <0xab 0xac>; | |
}; | |
spi@01c69000 { | |
#address-cells = <0x1>; | |
#size-cells = <0x0>; | |
compatible = "allwinner,sun50i-spi"; | |
device_type = "spi1"; | |
reg = <0x0 0x1c69000 0x0 0x1000>; | |
interrupts = <0x0 0x42 0x4>; | |
clocks = <0x4 0x5a>; | |
clock-frequency = <0x5f5e100>; | |
pinctrl-names = "default", "sleep"; | |
pinctrl-1 = <0x5d>; | |
spi1_cs_number = <0x1>; | |
spi1_cs_bitmap = <0x1>; | |
status = "disabled"; | |
pinctrl-0 = <0xad 0xae>; | |
}; | |
sdmmc@01C11000 { | |
compatible = "allwinner,sun50i-sdmmc2"; | |
device_type = "sdc2"; | |
reg = <0x0 0x1c11000 0x0 0x1000>; | |
interrupts = <0x0 0x3e 0x104>; | |
clocks = <0x6 0x5e 0x5f 0x60 0x61>; | |
clock-names = "osc24m", "pll_periph", "mmc", "ahb", "rst"; | |
pinctrl-names = "default", "sleep"; | |
pinctrl-1 = <0x63>; | |
bus-width = <0x8>; | |
max-frequency = <0x5f5e100>; | |
sdc_tm4_sm0_freq0 = <0x0>; | |
sdc_tm4_sm0_freq1 = <0x0>; | |
sdc_tm4_sm1_freq0 = <0x0>; | |
sdc_tm4_sm1_freq1 = <0x0>; | |
sdc_tm4_sm2_freq0 = <0x0>; | |
sdc_tm4_sm2_freq1 = <0x0>; | |
sdc_tm4_sm3_freq0 = <0x5000000>; | |
sdc_tm4_sm3_freq1 = <0x405>; | |
sdc_tm4_sm4_freq0 = <0x50000>; | |
sdc_tm4_sm4_freq1 = <0x408>; | |
status = "okay"; | |
non-removable; | |
pinctrl-0 = <0xb8>; | |
cd-gpios; | |
sunxi-power-save-mode; | |
sunxi-dis-signal-vol-sw; | |
mmc-ddr-1_8v; | |
mmc-hs200-1_8v; | |
mmc-hs400-1_8v; | |
vmmc = "vcc-emmcv"; | |
vqmmc = "vcc-emmcvq18"; | |
vdmmc = "none"; | |
}; | |
sdmmc@01c0f000 { | |
compatible = "allwinner,sun50i-sdmmc0"; | |
device_type = "sdc0"; | |
reg = <0x0 0x1c0f000 0x0 0x1000>; | |
interrupts = <0x0 0x3c 0x104>; | |
clocks = <0x6 0x5e 0x64 0x65 0x66>; | |
clock-names = "osc24m", "pll_periph", "mmc", "ahb", "rst"; | |
pinctrl-names = "default", "sleep"; | |
pinctrl-1 = <0x68>; | |
max-frequency = <0x2faf080>; | |
bus-width = <0x4>; | |
broken-cd; | |
status = "okay"; | |
pinctrl-0 = <0xb6>; | |
cd-gpios = <0x30 0x5 0x6 0x0 0x1 0x2 0xffffffff>; | |
sunxi-power-save-mode; | |
sunxi-dis-signal-vol-sw; | |
vmmc = "vcc-sdcv"; | |
vqmmc = "vcc-sdcvq33"; | |
vdmmc = "vcc-sdcvd"; | |
}; | |
sdmmc@1C10000 { | |
compatible = "allwinner,sun50i-sdmmc1"; | |
device_type = "sdc1"; | |
reg = <0x0 0x1c10000 0x0 0x1000>; | |
interrupts = <0x0 0x3d 0x104>; | |
clocks = <0x6 0x5e 0x69 0x6a 0x6b>; | |
clock-names = "osc24m", "pll_periph", "mmc", "ahb", "rst"; | |
pinctrl-names = "default", "sleep"; | |
pinctrl-1 = <0x6d>; | |
max-frequency = <0x8f0d180>; | |
bus-width = <0x4>; | |
sunxi-dly-52M-ddr4 = <0x1 0x0 0x0 0x0 0x2>; | |
sunxi-dly-104M = <0x1 0x0 0x0 0x0 0x1>; | |
sunxi-dly-208M = <0x1 0x0 0x0 0x0 0x1>; | |
status = "okay"; | |
pinctrl-0 = <0xb7>; | |
sd-uhs-sdr50; | |
sd-uhs-ddr50; | |
sd-uhs-sdr104; | |
cap-sdio-irq; | |
keep-power-in-suspend; | |
ignore-pm-notify; | |
}; | |
disp@01000000 { | |
compatible = "allwinner,sun50i-disp"; | |
reg = <0x0 0x1000000 0x0 0x300000 0x0 0x1c0c000 0x0 0x7fc 0x0 0x1c0d000 0x0 0x7fc 0x0 0x1ca0000 0x0 0x10fc>; | |
interrupts = <0x0 0x56 0x104 0x0 0x57 0x104 0x0 0x59 0x104>; | |
clocks = <0x6e 0x6f 0x70 0x71 0x72>; | |
status = "okay"; | |
device_type = "disp"; | |
disp_init_enable = <0x1>; | |
disp_mode = <0x0>; | |
screen0_output_type = <0x3>; | |
screen0_output_mode = <0x5>; | |
screen1_output_type = <0x3>; | |
screen1_output_mode = <0x5>; | |
fb0_format = <0x0>; | |
fb0_width = <0x0>; | |
fb0_height = <0x0>; | |
fb1_format = <0x0>; | |
fb1_width = <0x0>; | |
fb1_height = <0x0>; | |
}; | |
lcd0@01c0c000 { | |
compatible = "allwinner,sunxi-lcd0"; | |
pinctrl-names = "active", "sleep"; | |
status = "okay"; | |
device_type = "lcd0"; | |
lcd_used = <0x1>; | |
lcd_driver_name = "S070WV20_MIPI_RGB"; | |
lcd_bl_0_percent = <0x0>; | |
lcd_bl_40_percent = <0x17>; | |
lcd_bl_100_percent = <0x64>; | |
lcd_backlight = <0x32>; | |
lcd_if = <0x4>; | |
lcd_x = <0x320>; | |
lcd_y = <0x1e0>; | |
lcd_width = <0x56>; | |
lcd_height = <0x9a>; | |
lcd_dclk_freq = <0x1e>; | |
lcd_pwm_used = <0x1>; | |
lcd_pwm_ch = <0x0>; | |
lcd_pwm_freq = <0xc350>; | |
lcd_pwm_pol = <0x1>; | |
lcd_pwm_max_limit = <0xff>; | |
lcd_hbp = <0x58>; | |
lcd_ht = <0x3a0>; | |
lcd_hspw = <0x30>; | |
lcd_vbp = <0x20>; | |
lcd_vt = <0x20d>; | |
lcd_vspw = <0x3>; | |
lcd_lvds_if = <0x0>; | |
lcd_lvds_colordepth = <0x0>; | |
lcd_lvds_mode = <0x0>; | |
lcd_frm = <0x0>; | |
lcd_hv_clk_phase = <0x0>; | |
lcd_hv_sync_polarity = <0x0>; | |
lcd_dsi_if = <0x0>; | |
lcd_dsi_lane = <0x4>; | |
lcd_dsi_format = <0x0>; | |
lcd_dsi_te = <0x0>; | |
lcd_gamma_en = <0x0>; | |
lcd_bright_curve_en = <0x0>; | |
lcd_cmap_en = <0x0>; | |
lcd_bl_en = <0x30 0x3 0x5 0x1 0x0 0x2 0x1>; | |
lcd_bl_en_power = "none"; | |
lcd_power = "vcc-lcd"; | |
lcd_power1 = "vcc-dsi-33"; | |
lcd_pin_power = "vcc-pd"; | |
lcd_gpio_0 = <0x30 0x3 0x6 0x1 0x0 0x2 0x1>; | |
lcd_gpio_1 = <0x30 0x3 0x7 0x1 0x0 0x2 0x1>; | |
}; | |
hdmi@01ee0000 { | |
compatible = "allwinner,sunxi-hdmi"; | |
reg = <0x0 0x1ee0000 0x0 0x20000>; | |
clocks = <0x73 0x74>; | |
device_type = "hdmi"; | |
status = "okay"; | |
hdmi_power = "vcc-hdmi-33"; | |
hdmi_hdcp_enable = <0x0>; | |
hdmi_cts_compatibility = <0x0>; | |
}; | |
tr@01000000 { | |
compatible = "allwinner,sun50i-tr"; | |
reg = <0x0 0x1000000 0x0 0x200bc>; | |
interrupts = <0x0 0x60 0x104>; | |
clocks = <0x6e>; | |
status = "okay"; | |
}; | |
pwm@01c21400 { | |
compatible = "allwinner,sunxi-pwm"; | |
reg = <0x0 0x1c21400 0x0 0x3c>; | |
pwm-number = <0x1>; | |
pwm-base = <0x0>; | |
pwms = <0x75>; | |
}; | |
pwm0@01c21400 { | |
compatible = "allwinner,sunxi-pwm0"; | |
pinctrl-names = "active", "sleep"; | |
reg_base = <0x1c21400>; | |
reg_busy_offset = <0x0>; | |
reg_busy_shift = <0x1c>; | |
reg_enable_offset = <0x0>; | |
reg_enable_shift = <0x4>; | |
reg_clk_gating_offset = <0x0>; | |
reg_clk_gating_shift = <0x6>; | |
reg_bypass_offset = <0x0>; | |
reg_bypass_shift = <0x9>; | |
reg_pulse_start_offset = <0x0>; | |
reg_pulse_start_shift = <0x8>; | |
reg_mode_offset = <0x0>; | |
reg_mode_shift = <0x7>; | |
reg_polarity_offset = <0x0>; | |
reg_polarity_shift = <0x5>; | |
reg_period_offset = <0x4>; | |
reg_period_shift = <0x10>; | |
reg_period_width = <0x10>; | |
reg_active_offset = <0x4>; | |
reg_active_shift = <0x0>; | |
reg_active_width = <0x10>; | |
reg_prescal_offset = <0x0>; | |
reg_prescal_shift = <0x0>; | |
reg_prescal_width = <0x4>; | |
linux,phandle = <0x75>; | |
phandle = <0x75>; | |
device_type = "pwm0"; | |
pwm_used = <0x1>; | |
pinctrl-0 = <0xb1>; | |
pinctrl-1 = <0xb2>; | |
}; | |
s_pwm@1f03800 { | |
compatible = "allwinner,sunxi-s_pwm"; | |
reg = <0x0 0x1f03800 0x0 0x3c>; | |
pwm-number = <0x1>; | |
pwm-base = <0x10>; | |
pwms = <0x76>; | |
}; | |
spwm0@0x01f03800 { | |
compatible = "allwinner,sunxi-pwm16"; | |
pinctrl-names = "active", "sleep"; | |
reg_base = <0x1f03800>; | |
reg_busy_offset = <0x0>; | |
reg_busy_shift = <0x1c>; | |
reg_enable_offset = <0x0>; | |
reg_enable_shift = <0x4>; | |
reg_clk_gating_offset = <0x0>; | |
reg_clk_gating_shift = <0x6>; | |
reg_bypass_offset = <0x0>; | |
reg_bypass_shift = <0x9>; | |
reg_pulse_start_offset = <0x0>; | |
reg_pulse_start_shift = <0x8>; | |
reg_mode_offset = <0x0>; | |
reg_mode_shift = <0x7>; | |
reg_polarity_offset = <0x0>; | |
reg_polarity_shift = <0x5>; | |
reg_period_offset = <0x4>; | |
reg_period_shift = <0x10>; | |
reg_period_width = <0x10>; | |
reg_active_offset = <0x4>; | |
reg_active_shift = <0x0>; | |
reg_active_width = <0x10>; | |
reg_prescal_offset = <0x0>; | |
reg_prescal_shift = <0x0>; | |
reg_prescal_width = <0x4>; | |
linux,phandle = <0x76>; | |
phandle = <0x76>; | |
}; | |
boot_disp { | |
compatible = "allwinner,boot_disp"; | |
device_type = "boot_disp"; | |
output_disp = <0x0>; | |
output_type = <0x3>; | |
output_mode = <0x5>; | |
}; | |
ac200 { | |
compatible = "allwinner,sunxi-ac200"; | |
clocks = <0x6f>; | |
pinctrl-names = "active", "sleep"; | |
status = "okay"; | |
}; | |
cci@0x01cb3000 { | |
compatible = "allwinner,sunxi-csi_cci"; | |
reg = <0x0 0x1cb3000 0x0 0x1000>; | |
interrupts = <0x0 0x55 0x4>; | |
status = "okay"; | |
}; | |
csi_res@0x01cb0000 { | |
compatible = "allwinner,sunxi-csi"; | |
reg = <0x0 0x1cb0000 0x0 0x1000>; | |
clocks = <0x77 0x78 0x79 0x4 0x6 0x5>; | |
clocks-index = <0x0 0x1 0x2 0x3 0x4 0x5>; | |
status = "okay"; | |
}; | |
mipi@0x01cb1000 { | |
compatible = "allwinner,sunxi-mipi"; | |
reg = <0x0 0x1cb1000 0x0 0x1000>; | |
clocks-index = <0xff 0xff 0xff 0xff>; | |
status = "disabled"; | |
}; | |
isp@0x01cb8000 { | |
compatible = "allwinner,sunxi-isp"; | |
reg = <0x0 0x1cb8000 0x0 0x1000>; | |
status = "okay"; | |
}; | |
vfe@0 { | |
device_type = "csi0"; | |
compatible = "allwinner,sunxi-vfe"; | |
interrupts = <0x0 0x54 0x4>; | |
pinctrl-names = "default", "sleep"; | |
pinctrl-1 = <0x7b>; | |
cci_sel = <0x0>; | |
csi_sel = <0x0>; | |
mipi_sel = <0x0>; | |
isp_sel = <0x0>; | |
csi0_sensor_list = <0x1>; | |
status = "okay"; | |
pinctrl-0 = <0xb5>; | |
csi0_mck = <0x30 0x4 0x1 0x0 0x0 0x1 0x0>; | |
dev@0 { | |
csi0_dev0_mname = "ov5640"; | |
csi0_dev0_twi_addr = <0x78>; | |
csi0_dev0_pos = "rear"; | |
csi0_dev0_isp_used = <0x1>; | |
csi0_dev0_fmt = <0x0>; | |
csi0_dev0_stby_mode = <0x0>; | |
csi0_dev0_vflip = <0x1>; | |
csi0_dev0_hflip = <0x1>; | |
csi0_dev0_iovdd = "avdd-csi"; | |
csi0_dev0_iovdd_vol = <0x2ab980>; | |
csi0_dev0_avdd = "avdd-csi"; | |
csi0_dev0_avdd_vol = <0x2ab980>; | |
csi0_dev0_dvdd = "dvdd-csi-18"; | |
csi0_dev0_dvdd_vol = <0x16e360>; | |
csi0_dev0_afvdd = "avdd-csi"; | |
csi0_dev0_afvdd_vol = <0x2ab980>; | |
csi0_dev0_flash_used = <0x0>; | |
csi0_dev0_flash_type = <0x2>; | |
csi0_dev0_act_used = <0x1>; | |
csi0_dev0_act_name = "dw9714_act"; | |
csi0_dev0_act_slave = <0x18>; | |
status = "okay"; | |
device_type = "csi0_dev0"; | |
csi0_dev0_power_en; | |
csi0_dev0_reset = <0x30 0x4 0x10 0x0 0x0 0x1 0x0>; | |
csi0_dev0_pwdn = <0x30 0x4 0x11 0x0 0x0 0x1 0x0>; | |
csi0_dev0_flash_en; | |
csi0_dev0_flash_mode; | |
csi0_dev0_flvdd; | |
csi0_dev0_flvdd_vol; | |
csi0_dev0_af_pwdn; | |
}; | |
dev@1 { | |
csi0_dev1_mname = "gc0328c"; | |
csi0_dev1_twi_addr = <0x42>; | |
csi0_dev1_pos = "front"; | |
csi0_dev1_isp_used = <0x1>; | |
csi0_dev1_fmt = <0x0>; | |
csi0_dev1_stby_mode = <0x1>; | |
csi0_dev1_vflip = <0x0>; | |
csi0_dev1_hflip = <0x0>; | |
csi0_dev1_iovdd = "iovdd-csi"; | |
csi0_dev1_iovdd_vol = <0x2ab980>; | |
csi0_dev1_avdd = "avdd-csi"; | |
csi0_dev1_avdd_vol = <0x2ab980>; | |
csi0_dev1_dvdd = "dvdd-csi-18"; | |
csi0_dev1_dvdd_vol = <0x1b7740>; | |
csi0_dev1_flash_used = <0x0>; | |
csi0_dev1_flash_type = <0x2>; | |
csi0_dev1_flvdd = "vdd-csi-led"; | |
csi0_dev1_flvdd_vol = <0x325aa0>; | |
csi0_dev1_act_used = <0x0>; | |
csi0_dev1_act_name = "ad5820_act"; | |
csi0_dev1_act_slave = <0x18>; | |
status = "disabled"; | |
device_type = "csi0_dev1"; | |
csi0_dev1_afvdd; | |
csi0_dev1_afvdd_vol; | |
csi0_dev1_power_en; | |
csi0_dev1_reset; | |
csi0_dev1_pwdn; | |
csi0_dev1_flash_en; | |
csi0_dev1_flash_mode; | |
csi0_dev1_af_pwdn; | |
}; | |
}; | |
vdevice@0 { | |
compatible = "allwinner,sun50i-vdevice"; | |
device_type = "Vdevice"; | |
pinctrl-names = "default"; | |
test-gpios = <0x7d 0xb 0x0 0x1 0x2 0x3 0x4>; | |
status = "okay"; | |
pinctrl-0 = <0xbc>; | |
}; | |
ce@1c15000 { | |
compatible = "allwinner,sunxi-ce"; | |
reg = <0x0 0x1c15000 0x0 0x80 0x0 0x1c15800 0x0 0x80>; | |
interrupts = <0x0 0x5e 0xff01 0x0 0x50 0xff01>; | |
clock-frequency = <0x11e1a300 0xbebc200>; | |
clocks = <0x7e 0x7f>; | |
}; | |
deinterlace@0x01e00000 { | |
#address-cells = <0x1>; | |
#size-cells = <0x0>; | |
compatible = "allwinner,sunxi-deinterlace"; | |
reg = <0x0 0x1e00000 0x0 0x77c>; | |
interrupts = <0x0 0x5d 0x4>; | |
clocks = <0x80 0x4>; | |
status = "okay"; | |
device_type = "di"; | |
}; | |
smartcard@0x01c2c400 { | |
#address-cells = <0x1>; | |
#size-cells = <0x0>; | |
compatible = "allwinner,sunxi-scr"; | |
reg = <0x0 0x1c2c400 0x0 0x100>; | |
interrupts = <0x0 0x53 0x4>; | |
clocks = <0x81 0x82>; | |
clock-frequency = <0x16e3600>; | |
pinctrl-names = "default"; | |
pinctrl-0 = <0x83>; | |
status = "okay"; | |
device_type = "smc"; | |
smc_used; | |
smc_rst; | |
smc_vppen; | |
smc_vppp; | |
smc_det; | |
smc_vccen; | |
smc_sck; | |
smc_sda; | |
}; | |
nmi@0x01f00c00 { | |
#address-cells = <0x1>; | |
#size-cells = <0x0>; | |
compatible = "allwinner,sunxi-nmi"; | |
reg = <0x0 0x1f00c00 0x0 0x50>; | |
nmi_irq_ctrl = <0xc>; | |
nmi_irq_en = <0x40>; | |
nmi_irq_status = <0x10>; | |
nmi_irq_mask = <0x50>; | |
status = "okay"; | |
}; | |
pmu0@0 { | |
compatible = "allwinner,pmu0"; | |
device_type = "pmu0"; | |
pmu_batdeten = <0x1>; | |
pmu_init_chgend_rate = <0x14>; | |
pmu_init_chg_enabled = <0x1>; | |
pmu_init_adc_freq = <0x320>; | |
pmu_init_adcts_freq = <0x320>; | |
pmu_init_chg_pretime = <0x46>; | |
pmu_init_chg_csttime = <0x2d0>; | |
pmu_batt_cap_correct = <0x1>; | |
pmu_chg_end_on_en = <0x0>; | |
pmu_pwroff_vol = <0xce4>; | |
pmu_pwron_vol = <0xa28>; | |
pmu_powkey_off_delay_time = <0x0>; | |
pmu_pwrok_time = <0x40>; | |
pmu_reset_shutdown_en = <0x1>; | |
pmu_restvol_adjust_time = <0x3c>; | |
pmu_ocv_cou_adjust_time = <0x3c>; | |
pmu_vbusen_func = <0x1>; | |
pmu_reset = <0x0>; | |
pmu_IRQ_wakeup = <0x1>; | |
pmu_hot_shutdowm = <0x1>; | |
pmu_inshort = <0x0>; | |
pmu_bat_shutdown_ltf = <0xc80>; | |
pmu_bat_shutdown_htf = <0xed>; | |
status = "okay"; | |
pmu_id = <0x6>; | |
pmu_twi_addr = <0x34>; | |
pmu_twi_id = <0x1>; | |
pmu_irq_id = <0x40>; | |
pmu_chg_ic_temp = <0x0>; | |
pmu_battery_rdc = <0x7d>; | |
pmu_battery_cap = <0xfa0>; | |
pmu_runtime_chgcur = <0x320>; | |
pmu_suspend_chgcur = <0x5dc>; | |
pmu_shutdown_chgcur = <0x5dc>; | |
pmu_init_chgvol = <0x1068>; | |
pmu_ac_vol = <0xfa0>; | |
pmu_ac_cur = <0xdac>; | |
pmu_usbpc_vol = <0x1130>; | |
pmu_usbpc_cur = <0x1f4>; | |
pmu_battery_warning_level1 = <0xf>; | |
pmu_battery_warning_level2 = <0x0>; | |
pmu_chgled_func = <0x0>; | |
pmu_chgled_type = <0x0>; | |
pmu_bat_para1 = <0x0>; | |
pmu_bat_para2 = <0x0>; | |
pmu_bat_para3 = <0x0>; | |
pmu_bat_para4 = <0x0>; | |
pmu_bat_para5 = <0x0>; | |
pmu_bat_para6 = <0x0>; | |
pmu_bat_para7 = <0x0>; | |
pmu_bat_para8 = <0x1>; | |
pmu_bat_para9 = <0x2>; | |
pmu_bat_para10 = <0x3>; | |
pmu_bat_para11 = <0x7>; | |
pmu_bat_para12 = <0xc>; | |
pmu_bat_para13 = <0x14>; | |
pmu_bat_para14 = <0x20>; | |
pmu_bat_para15 = <0x2b>; | |
pmu_bat_para16 = <0x2e>; | |
pmu_bat_para17 = <0x32>; | |
pmu_bat_para18 = <0x37>; | |
pmu_bat_para19 = <0x3a>; | |
pmu_bat_para20 = <0x40>; | |
pmu_bat_para21 = <0x46>; | |
pmu_bat_para22 = <0x4a>; | |
pmu_bat_para23 = <0x4f>; | |
pmu_bat_para24 = <0x54>; | |
pmu_bat_para25 = <0x5a>; | |
pmu_bat_para26 = <0x5f>; | |
pmu_bat_para27 = <0x62>; | |
pmu_bat_para28 = <0x64>; | |
pmu_bat_para29 = <0x64>; | |
pmu_bat_para30 = <0x64>; | |
pmu_bat_para31 = <0x64>; | |
pmu_bat_para32 = <0x64>; | |
pmu_bat_temp_enable = <0x0>; | |
pmu_bat_charge_ltf = <0x8d5>; | |
pmu_bat_charge_htf = <0x184>; | |
pmu_bat_temp_para1 = <0x1d2a>; | |
pmu_bat_temp_para2 = <0x1180>; | |
pmu_bat_temp_para3 = <0xdbe>; | |
pmu_bat_temp_para4 = <0xae2>; | |
pmu_bat_temp_para5 = <0x8af>; | |
pmu_bat_temp_para6 = <0x6fc>; | |
pmu_bat_temp_para7 = <0x5a8>; | |
pmu_bat_temp_para8 = <0x3c9>; | |
pmu_bat_temp_para9 = <0x298>; | |
pmu_bat_temp_para10 = <0x1d2>; | |
pmu_bat_temp_para11 = <0x189>; | |
pmu_bat_temp_para12 = <0x14d>; | |
pmu_bat_temp_para13 = <0x11b>; | |
pmu_bat_temp_para14 = <0xf2>; | |
pmu_bat_temp_para15 = <0xb3>; | |
pmu_bat_temp_para16 = <0x86>; | |
pmu_powkey_off_time = <0xfa0>; | |
pmu_powkey_off_func = <0x0>; | |
pmu_powkey_off_en = <0x1>; | |
pmu_powkey_long_time = <0x5dc>; | |
pmu_powkey_on_time = <0x3e8>; | |
power_start = <0x0>; | |
}; | |
regu@0 { | |
compatible = "allwinner,pmu0_regu"; | |
regulator_count = <0x17>; | |
status = "okay"; | |
device_type = "pmu0_regu"; | |
regulator1 = "axp81x_dcdc1 none vcc-nand vcc-emmc vcc-sdc vcc-usb-30 vcc-io vcc-emmcv vcc-emmcvq33 vcc-sdcvq33 vcc-sdcv vcc-sdcvd"; | |
regulator2 = "axp81x_dcdc2 none vdd-cpua"; | |
regulator3 = "axp81x_dcdc3 none"; | |
regulator4 = "axp81x_dcdc4 none"; | |
regulator5 = "axp81x_dcdc5 none vcc-dram"; | |
regulator6 = "axp81x_dcdc6 none vdd-sys"; | |
regulator7 = "axp81x_dcdc7 none"; | |
regulator8 = "axp81x_rtc none"; | |
regulator9 = "axp81x_aldo1 none vdd-csi-led iovdd-csi "; | |
regulator10 = "axp81x_aldo2 none vcc-pl"; | |
regulator11 = "axp81x_aldo3 none vcc-avcc vcc-pll"; | |
regulator12 = "axp81x_dldo1 none vcc-hdmi-33 vcc-dsi-33 vcc-lcd"; | |
regulator13 = "axp81x_dldo2 none vcc-wifi"; | |
regulator14 = "axp81x_dldo3 none avdd-csi"; | |
regulator15 = "axp81x_dldo4 none vcc-wifi-io vcc-pg"; | |
regulator16 = "axp81x_eldo1 none vcc-cpvdd vcc-pc vcc-emmcvq18"; | |
regulator17 = "axp81x_eldo2 none vcc-mipi vcc-lcd-0"; | |
regulator18 = "axp81x_eldo3 none dvdd-csi-18"; | |
regulator19 = "axp81x_fldo1 none vcc-hsic-12"; | |
regulator20 = "axp81x_fldo2 none vdd-cpus"; | |
regulator21 = "axp81x_gpio0ldo none vcc-ctp"; | |
regulator22 = "axp81x_gpio1ldo none "; | |
regulator23 = "axp81x_dc1sw none vcc-wifi-8089 vcc-gmac-33 vcc-pd"; | |
}; | |
nand0@01c03000 { | |
compatible = "allwinner,sun50i-nand"; | |
device_type = "nand0"; | |
reg = <0x0 0x1c03000 0x0 0x1000>; | |
interrupts = <0x0 0x46 0x4>; | |
clocks = <0x4 0x84>; | |
pinctrl-names = "default", "sleep"; | |
pinctrl-1 = <0x87>; | |
nand0_regulator1 = "vcc-nand"; | |
nand0_regulator2 = "none"; | |
nand0_cache_level = <0x55aaaa55>; | |
nand0_flush_cache_num = <0x55aaaa55>; | |
nand0_capacity_level = <0x55aaaa55>; | |
nand0_id_number_ctl = <0x55aaaa55>; | |
nand0_print_level = <0x55aaaa55>; | |
nand0_p0 = <0x55aaaa55>; | |
nand0_p1 = <0x55aaaa55>; | |
nand0_p2 = <0x55aaaa55>; | |
nand0_p3 = <0x55aaaa55>; | |
status = "okay"; | |
nand0_dragonboard = <0x0>; | |
nand0_support_2ch = <0x0>; | |
pinctrl-0 = <0xaf 0xb0>; | |
}; | |
thermal_sensor { | |
compatible = "allwinner,thermal_sensor"; | |
reg = <0x0 0x1c25000 0x0 0x400>; | |
interrupts = <0x0 0x1f 0x0>; | |
clocks = <0x6 0x88>; | |
sensor_num = <0x3>; | |
shut_temp = <0x78>; | |
status = "okay"; | |
combine0 { | |
#thermal-sensor-cells = <0x1>; | |
combine_cnt = <0x3>; | |
combine_type = "max"; | |
combine_chn = <0x0 0x1 0x2>; | |
linux,phandle = <0x89>; | |
phandle = <0x89>; | |
}; | |
}; | |
cpu_budget_cool { | |
compatible = "allwinner,budget_cooling"; | |
#cooling-cells = <0x2>; | |
status = "okay"; | |
state_cnt = <0x7>; | |
cluster_num = <0x1>; | |
state0 = <0x119400 0x4>; | |
state1 = <0x10d880 0x4>; | |
state2 = <0xf6180 0x4>; | |
state3 = <0xc7380 0x4>; | |
state4 = <0x9e340 0x4>; | |
state5 = <0x9e340 0x2>; | |
state6 = <0x9e340 0x1>; | |
linux,phandle = <0x8b>; | |
phandle = <0x8b>; | |
}; | |
gpu_cooling { | |
compatible = "allwinner,gpu_cooling"; | |
reg = <0x0 0x0 0x0 0x0>; | |
#cooling-cells = <0x2>; | |
status = "okay"; | |
state_cnt = <0x3>; | |
state0 = <0x0>; | |
state1 = <0x168>; | |
state2 = <0x90>; | |
linux,phandle = <0x90>; | |
phandle = <0x90>; | |
}; | |
thermal-zones { | |
soc_thermal { | |
polling-delay-passive = <0x1f4>; | |
polling-delay = <0x7d0>; | |
thermal-sensors = <0x89 0x0>; | |
trips { | |
t0 { | |
temperature = <0x41>; | |
type = "passive"; | |
hysteresis = <0x0>; | |
linux,phandle = <0x8a>; | |
phandle = <0x8a>; | |
}; | |
t1 { | |
temperature = <0x50>; | |
type = "passive"; | |
hysteresis = <0x0>; | |
linux,phandle = <0x8c>; | |
phandle = <0x8c>; | |
}; | |
t2 { | |
temperature = <0x5a>; | |
type = "passive"; | |
hysteresis = <0x0>; | |
linux,phandle = <0x8d>; | |
phandle = <0x8d>; | |
}; | |
t3 { | |
temperature = <0x64>; | |
type = "passive"; | |
hysteresis = <0x0>; | |
linux,phandle = <0x8e>; | |
phandle = <0x8e>; | |
}; | |
t4 { | |
temperature = <0x55>; | |
type = "passive"; | |
hysteresis = <0x0>; | |
linux,phandle = <0x8f>; | |
phandle = <0x8f>; | |
}; | |
t5 { | |
temperature = <0x5f>; | |
type = "passive"; | |
hysteresis = <0x0>; | |
linux,phandle = <0x91>; | |
phandle = <0x91>; | |
}; | |
t6 { | |
temperature = <0x6e>; | |
type = "critical"; | |
hysteresis = <0x0>; | |
}; | |
}; | |
cooling-maps { | |
bind0 { | |
contribution = <0x0>; | |
trip = <0x8a>; | |
cooling-device = <0x8b 0x1 0x1>; | |
}; | |
bind1 { | |
contribution = <0x0>; | |
trip = <0x8c>; | |
cooling-device = <0x8b 0x2 0x2>; | |
}; | |
bind2 { | |
contribution = <0x0>; | |
trip = <0x8d>; | |
cooling-device = <0x8b 0x3 0x4>; | |
}; | |
bind3 { | |
contribution = <0x0>; | |
trip = <0x8e>; | |
cooling-device = <0x8b 0x5 0x6>; | |
}; | |
bind4 { | |
contribution = <0x0>; | |
trip = <0x8f>; | |
cooling-device = <0x90 0x1 0x1>; | |
}; | |
bind5 { | |
contribution = <0x0>; | |
trip = <0x91>; | |
cooling-device = <0x90 0x2 0x2>; | |
}; | |
}; | |
}; | |
}; | |
keyboard { | |
compatible = "allwinner,keyboard_2000mv"; | |
reg = <0x0 0x1c21800 0x0 0x400>; | |
interrupts = <0x0 0x1e 0x0>; | |
status = "okay"; | |
key_cnt = <0x5>; | |
key1 = <0xf0 0x73>; | |
key2 = <0x1f4 0x72>; | |
key3 = <0x2bc 0x8b>; | |
key4 = <0x37a 0x1c>; | |
key5 = <0x7d0 0x66>; | |
}; | |
eth@01c30000 { | |
compatible = "allwinner,sunxi-gmac"; | |
reg = <0x0 0x1c30000 0x0 0x40000 0x0 0x1c00000 0x0 0x30>; | |
pinctrl-names = "default"; | |
interrupts = <0x0 0x52 0x4>; | |
interrupt-names = "gmacirq"; | |
clocks = <0x93>; | |
clock-names = "gmac"; | |
phy-mode = "rgmii"; | |
tx-delay = <0x0>; | |
rx-delay = <0x0>; | |
gmac_power1 = "vcc-gmac-33"; | |
gmac_power3 = "axp81x_fldo1:1200000"; | |
status = "okay"; | |
device_type = "gmac0"; | |
pinctrl-0 = <0xa2>; | |
gmac_power2; | |
}; | |
product { | |
device_type = "product"; | |
version = "100"; | |
machine = "bpi-m64"; | |
}; | |
platform { | |
device_type = "platform"; | |
eraseflag = <0x1>; | |
next_work = <0x3>; | |
debug_mode = <0x0>; | |
}; | |
target { | |
device_type = "target"; | |
boot_clock = <0x3f0>; | |
storage_type = <0xffffffff>; | |
burn_key = <0x1>; | |
dragonboard_test = <0x0>; | |
}; | |
power_sply { | |
device_type = "power_sply"; | |
dcdc1_vol = <0xf4f24>; | |
dcdc2_vol = <0xf468c>; | |
dcdc6_vol = <0xf468c>; | |
aldo1_vol = <0xf4d30>; | |
aldo2_vol = <0xf4f24>; | |
aldo3_vol = <0xf4df8>; | |
dldo1_vol = <0xf4f24>; | |
dldo2_vol = <0xf4f24>; | |
dldo3_vol = <0xf4d30>; | |
dldo4_vol = <0xf4f24>; | |
eldo1_vol = <0xf4948>; | |
eldo2_vol = <0x708>; | |
eldo3_vol = <0xf481c>; | |
fldo2_vol = <0xf468c>; | |
gpio0_vol = <0xf4f24>; | |
}; | |
card_boot { | |
device_type = "card_boot"; | |
logical_start = <0xa000>; | |
sprite_gpio0; | |
}; | |
pm_para { | |
device_type = "pm_para"; | |
standby_mode = <0x1>; | |
}; | |
card0_boot_para { | |
device_type = "card0_boot_para"; | |
card_ctrl = <0x0>; | |
card_high_speed = <0x1>; | |
card_line = <0x4>; | |
pinctrl-0 = <0x9d>; | |
}; | |
card2_boot_para { | |
device_type = "card2_boot_para"; | |
card_ctrl = <0x2>; | |
card_high_speed = <0x1>; | |
card_line = <0x8>; | |
pinctrl-0 = <0x9e>; | |
sdc_ex_dly_used = <0x2>; | |
}; | |
twi_para { | |
device_type = "twi_para"; | |
twi_port = <0x0>; | |
pinctrl-0 = <0x9f>; | |
}; | |
uart_para { | |
device_type = "uart_para"; | |
uart_debug_port = <0x0>; | |
pinctrl-0 = <0xa0>; | |
}; | |
jtag_para { | |
device_type = "jtag_para"; | |
jtag_enable = <0x1>; | |
pinctrl-0 = <0xa1>; | |
}; | |
clock { | |
device_type = "clock"; | |
pll4 = <0x12c>; | |
pll6 = <0x258>; | |
pll8 = <0x168>; | |
pll9 = <0x129>; | |
pll10 = <0x108>; | |
}; | |
rtp_para { | |
device_type = "rtp_para"; | |
rtp_used = <0x0>; | |
rtp_screen_size = <0x5>; | |
rtp_regidity_level = <0x5>; | |
rtp_press_threshold_enable = <0x0>; | |
rtp_press_threshold = <0x1f40>; | |
rtp_sensitive_level = <0xf>; | |
rtp_exchange_x_y_flag = <0x0>; | |
}; | |
ctp { | |
device_type = "ctp"; | |
compatible = "allwinner,sun50i-ctp-para"; | |
status = "okay"; | |
ctp_name = "ft5x_ts"; | |
ctp_twi_id = <0x0>; | |
ctp_twi_addr = <0x38>; | |
ctp_screen_max_x = <0x320>; | |
ctp_screen_max_y = <0x1e0>; | |
ctp_revert_x_flag = <0x0>; | |
ctp_revert_y_flag = <0x0>; | |
ctp_exchange_x_y_flag = <0x0>; | |
ctp_int_port = <0x30 0x7 0x4 0x6 0xffffffff 0xffffffff 0xffffffff>; | |
ctp_wakeup = <0x30 0x7 0x8 0x1 0xffffffff 0xffffffff 0x1>; | |
ctp_power_ldo = "vcc-ctp"; | |
ctp_power_ldo_vol = <0xce4>; | |
ctp_power_io; | |
}; | |
ctp_list { | |
device_type = "ctp_list"; | |
compatible = "allwinner,sun50i-ctp-list"; | |
status = "okay"; | |
gslX680new = <0x0>; | |
gt9xx_ts = <0x0>; | |
gt9xxnew_ts = <0x0>; | |
gt82x = <0x0>; | |
zet622x = <0x0>; | |
aw5306_ts = <0x0>; | |
ft5x = <0x1>; | |
}; | |
tkey_para { | |
device_type = "tkey_para"; | |
tkey_used = <0x0>; | |
tkey_twi_id; | |
tkey_twi_addr; | |
tkey_int; | |
}; | |
motor_para { | |
device_type = "motor_para"; | |
motor_used = <0x0>; | |
motor_shake = <0x31 0xfffe 0x3 0x1 0xffffffff 0xffffffff 0x1>; | |
}; | |
pwm16 { | |
device_type = "pwm16"; | |
s_pwm0_used = <0x1>; | |
pinctrl-0 = <0xb3>; | |
pinctrl-1 = <0xb4>; | |
}; | |
tvout_para { | |
device_type = "tvout_para"; | |
tvout_used; | |
tvout_channel_num; | |
tv_en; | |
}; | |
tvin_para { | |
device_type = "tvin_para"; | |
tvin_used; | |
tvin_channel_num; | |
}; | |
serial_feature { | |
device_type = "serial_feature"; | |
sn_filename = "ULI/factory/snum.txt"; | |
}; | |
gsensor { | |
device_type = "gsensor"; | |
compatible = "allwinner,sun50i-gsensor-para"; | |
status = "disabled"; | |
gsensor_twi_id = <0x1>; | |
gsensor_twi_addr = <0x1d>; | |
gsensor_vcc_io = "vcc-io"; | |
gsensor_vcc_io_val = <0xce4>; | |
gsensor_int1 = <0x30 0x7 0x5 0x6 0x1 0xffffffff 0xffffffff>; | |
gsensor_int2 = <0x30 0x7 0x6 0x6 0x1 0xffffffff 0xffffffff>; | |
}; | |
gsensor_list { | |
device_type = "gsensor_list"; | |
compatible = "allwinner,sun50i-gsensor-list-para"; | |
gsensor_list__used = <0x1>; | |
lsm9ds0_acc_mag = <0x0>; | |
bma250 = <0x1>; | |
mma8452 = <0x0>; | |
mma7660 = <0x0>; | |
mma865x = <0x0>; | |
afa750 = <0x0>; | |
lis3de_acc = <0x0>; | |
lis3dh_acc = <0x0>; | |
kxtik = <0x0>; | |
dmard10 = <0x0>; | |
dmard06 = <0x0>; | |
mxc622x = <0x0>; | |
fxos8700 = <0x0>; | |
lsm303d = <0x0>; | |
sc7a30 = <0x0>; | |
}; | |
3g_para { | |
device_type = "3g_para"; | |
3g_used = <0x0>; | |
3g_usbc_num = <0x2>; | |
3g_uart_num = <0x0>; | |
bb_vbat = <0x7d 0xb 0x3 0x1 0xffffffff 0xffffffff 0x0>; | |
bb_host_wake = <0x7d 0xc 0x0 0x1 0xffffffff 0xffffffff 0x0>; | |
bb_on = <0x7d 0xc 0x1 0x1 0xffffffff 0xffffffff 0x0>; | |
bb_pwr_on = <0x7d 0xc 0x3 0x1 0xffffffff 0xffffffff 0x0>; | |
bb_wake = <0x7d 0xc 0x4 0x1 0xffffffff 0xffffffff 0x0>; | |
bb_rf_dis = <0x7d 0xc 0x5 0x1 0xffffffff 0xffffffff 0x0>; | |
bb_rst = <0x7d 0xc 0x6 0x1 0xffffffff 0xffffffff 0x0>; | |
3g_int; | |
}; | |
gyroscopesensor { | |
device_type = "gyroscopesensor"; | |
compatible = "allwinner,sun50i-gyr_sensors-para"; | |
status = "disabled"; | |
gy_twi_id = <0x2>; | |
gy_twi_addr = <0x6a>; | |
gy_int1 = <0x30 0x0 0xa 0x6 0x1 0xffffffff 0xffffffff>; | |
gy_int2; | |
}; | |
gy_list { | |
device_type = "gy_list"; | |
compatible = "allwinner,sun50i-gyr_sensors-list-para"; | |
status = "disabled"; | |
lsm9ds0_gyr = <0x1>; | |
l3gd20_gyr = <0x0>; | |
bmg160_gyr = <0x1>; | |
}; | |
lightsensor { | |
device_type = "lightsensor"; | |
compatible = "allwinner,sun50i-lsensors-para"; | |
status = "disabled"; | |
ls_twi_id = <0x2>; | |
ls_twi_addr = <0x23>; | |
ls_int = <0x30 0x0 0xc 0x6 0x1 0xffffffff 0xffffffff>; | |
}; | |
ls_list { | |
device_type = "ls_list"; | |
compatible = "allwinner,sun50i-lsensors-list-para"; | |
status = "disabled"; | |
ltr_501als = <0x1>; | |
jsa1212 = <0x0>; | |
jsa1127 = <0x1>; | |
stk3x1x = <0x0>; | |
}; | |
compasssensor { | |
device_type = "compasssensor"; | |
compatible = "allwinner,sun50i-compass-para"; | |
status = "disabled"; | |
compass_twi_id = <0x2>; | |
compass_twi_addr = <0xd>; | |
compass_int = <0x30 0x0 0xb 0x6 0x1 0xffffffff 0xffffffff>; | |
}; | |
compass_list { | |
device_type = "compass_list"; | |
compatible = "allwinner,sun50i-compass-list-para"; | |
status = "disabled"; | |
lsm9ds0 = <0x1>; | |
lsm303d = <0x0>; | |
}; | |
gpio_para { | |
device_type = "gpio_para"; | |
compatible = "allwinner,sunxi-init-gpio"; | |
gpio_used = <0x1>; | |
gpio_num = <0x1e>; | |
gpio_pin_1 = <0x30 0x7 0x3 0x1 0xffffffff 0xffffffff 0x0>; | |
gpio_pin_2 = <0x30 0x7 0x2 0x1 0xffffffff 0xffffffff 0x0>; | |
gpio_pin_3 = <0x30 0x7 0x6 0x1 0xffffffff 0xffffffff 0x0>; | |
gpio_pin_4 = <0x30 0x7 0x7 0x1 0xffffffff 0xffffffff 0x0>; | |
gpio_pin_5 = <0x30 0x7 0xa 0x1 0xffffffff 0xffffffff 0x0>; | |
gpio_pin_6 = <0x30 0x7 0xb 0x1 0xffffffff 0xffffffff 0x0>; | |
gpio_pin_7 = <0x30 0x3 0x2 0x1 0xffffffff 0xffffffff 0x0>; | |
gpio_pin_8 = <0x30 0x3 0x3 0x1 0xffffffff 0xffffffff 0x0>; | |
gpio_pin_9 = <0x30 0x3 0x1 0x1 0xffffffff 0xffffffff 0x0>; | |
gpio_pin_10 = <0x30 0x2 0x4 0x1 0xffffffff 0xffffffff 0x0>; | |
gpio_pin_11 = <0x30 0x2 0x7 0x1 0xffffffff 0xffffffff 0x0>; | |
gpio_pin_12 = <0x30 0x1 0x5 0x1 0xffffffff 0xffffffff 0x0>; | |
gpio_pin_13 = <0x30 0x1 0x4 0x1 0xffffffff 0xffffffff 0x0>; | |
gpio_pin_14 = <0x30 0x1 0x6 0x1 0xffffffff 0xffffffff 0x0>; | |
gpio_pin_15 = <0x7d 0xb 0xc 0x1 0xffffffff 0xffffffff 0x0>; | |
gpio_pin_16 = <0x30 0x1 0x0 0x1 0xffffffff 0xffffffff 0x0>; | |
gpio_pin_17 = <0x30 0x1 0x1 0x1 0xffffffff 0xffffffff 0x0>; | |
gpio_pin_18 = <0x30 0x1 0x3 0x1 0xffffffff 0xffffffff 0x0>; | |
gpio_pin_19 = <0x30 0x1 0x2 0x1 0xffffffff 0xffffffff 0x0>; | |
gpio_pin_20 = <0x30 0x3 0x4 0x1 0xffffffff 0xffffffff 0x0>; | |
gpio_pin_21 = <0x30 0x2 0x0 0x1 0xffffffff 0xffffffff 0x0>; | |
gpio_pin_22 = <0x30 0x3 0x0 0x1 0xffffffff 0xffffffff 0x0>; | |
gpio_pin_23 = <0x30 0x2 0x2 0x1 0xffffffff 0xffffffff 0x0>; | |
gpio_pin_24 = <0x30 0x2 0x3 0x1 0xffffffff 0xffffffff 0x0>; | |
gpio_pin_25 = <0x30 0x1 0x7 0x1 0xffffffff 0xffffffff 0x0>; | |
gpio_pin_26 = <0x7d 0xb 0x9 0x1 0xffffffff 0xffffffff 0x0>; | |
gpio_pin_27 = <0x7d 0xb 0x7 0x1 0xffffffff 0xffffffff 0x0>; | |
gpio_pin_28 = <0x7d 0xb 0x8 0x1 0xffffffff 0xffffffff 0x0>; | |
gpio_pin_29 = <0x30 0x4 0xe 0x1 0xffffffff 0xffffffff 0x1>; | |
gpio_pin_30 = <0x30 0x4 0xf 0x1 0xffffffff 0xffffffff 0x1>; | |
}; | |
recovery_key { | |
device_type = "recovery_key"; | |
key_max = <0xc>; | |
key_min = <0xa>; | |
}; | |
fastboot_key { | |
device_type = "fastboot_key"; | |
key_max = <0x6>; | |
key_min = <0x4>; | |
}; | |
secure { | |
device_type = "secure"; | |
dram_region_mbytes = <0x40>; | |
drm_region_mbytes = <0x40>; | |
drm_region_start_mbytes = <0x0>; | |
}; | |
}; | |
aliases { | |
serial0 = "/soc@01c00000/uart@01c28000"; | |
serial1 = "/soc@01c00000/uart@01c28400"; | |
serial2 = "/soc@01c00000/uart@01c28800"; | |
serial3 = "/soc@01c00000/uart@01c28c00"; | |
serial4 = "/soc@01c00000/uart@01c29000"; | |
twi0 = "/soc@01c00000/twi@0x01c2ac00"; | |
twi1 = "/soc@01c00000/twi@0x01c2b000"; | |
twi2 = "/soc@01c00000/twi@0x01c2b400"; | |
spi0 = "/soc@01c00000/spi@01c68000"; | |
spi1 = "/soc@01c00000/spi@01c69000"; | |
global_timer0 = "/soc@01c00000/timer@1c20c00"; | |
cci0 = "/soc@01c00000/cci@0x01cb3000"; | |
mipi0 = "/soc@01c00000/mipi@0x01cb1000"; | |
csi_res0 = "/soc@01c00000/csi_res@0x01cb0000"; | |
isp0 = "/soc@01c00000/isp@0x01cb8000"; | |
vfe0 = "/soc@01c00000/vfe@0"; | |
mmc0 = "/soc@01c00000/sdmmc@01c0f000"; | |
mmc2 = "/soc@01c00000/sdmmc@01C11000"; | |
nand0 = "/soc@01c00000/nand0@01c03000"; | |
disp = "/soc@01c00000/disp@01000000"; | |
lcd0 = "/soc@01c00000/lcd0@01c0c000"; | |
hdmi = "/soc@01c00000/hdmi@01ee0000"; | |
pwm = "/soc@01c00000/pwm@01c21400"; | |
pwm0 = "/soc@01c00000/pwm0@01c21400"; | |
s_pwm = "/soc@01c00000/s_pwm@1f03800"; | |
spwm0 = "/soc@01c00000/spwm0@0x01f03800"; | |
boot_disp = "/soc@01c00000/boot_disp"; | |
}; | |
chosen { | |
bootargs = "earlyprintk=sunxi-uart,0x01c28000 loglevel=8 initcall_debug=1 console=ttyS0 init=/init"; | |
linux,initrd-start = <0x0 0x0>; | |
linux,initrd-end = <0x0 0x0>; | |
}; | |
cpus { | |
#address-cells = <0x2>; | |
#size-cells = <0x0>; | |
cpu@0 { | |
device_type = "cpu"; | |
compatible = "arm,cortex-a53", "arm,armv8"; | |
reg = <0x0 0x0>; | |
enable-method = "psci"; | |
cpufreq_tbl = <0x75300 0x927c0 0xafc80 0xc7380 0xf6180 0x10d880 0x119400 0x124f80 0x148200>; | |
clock-latency = <0x1e8480>; | |
clock-frequency = <0x3c14dc00>; | |
cpu-idle-states = <0x94 0x95 0x96>; | |
}; | |
cpu@1 { | |
device_type = "cpu"; | |
compatible = "arm,cortex-a53", "arm,armv8"; | |
reg = <0x0 0x1>; | |
enable-method = "psci"; | |
clock-frequency = <0x3c14dc00>; | |
cpu-idle-states = <0x94 0x95 0x96>; | |
}; | |
cpu@2 { | |
device_type = "cpu"; | |
compatible = "arm,cortex-a53", "arm,armv8"; | |
reg = <0x0 0x2>; | |
enable-method = "psci"; | |
clock-frequency = <0x3c14dc00>; | |
cpu-idle-states = <0x94 0x95 0x96>; | |
}; | |
cpu@3 { | |
device_type = "cpu"; | |
compatible = "arm,cortex-a53", "arm,armv8"; | |
reg = <0x0 0x3>; | |
enable-method = "psci"; | |
clock-frequency = <0x3c14dc00>; | |
cpu-idle-states = <0x94 0x95 0x96>; | |
}; | |
idle-states { | |
entry-method = "arm,psci"; | |
cpu-sleep-0 { | |
compatible = "arm,idle-state"; | |
arm,psci-suspend-param = <0x10000>; | |
entry-latency-us = <0x28>; | |
exit-latency-us = <0x64>; | |
min-residency-us = <0x96>; | |
linux,phandle = <0x94>; | |
phandle = <0x94>; | |
}; | |
cluster-sleep-0 { | |
compatible = "arm,idle-state"; | |
arm,psci-suspend-param = <0x1010000>; | |
entry-latency-us = <0x1f4>; | |
exit-latency-us = <0x3e8>; | |
min-residency-us = <0x9c4>; | |
linux,phandle = <0x95>; | |
phandle = <0x95>; | |
}; | |
sys-sleep-0 { | |
compatible = "arm,idle-state"; | |
arm,psci-suspend-param = <0x2010000>; | |
entry-latency-us = <0x3e8>; | |
exit-latency-us = <0x7d0>; | |
min-residency-us = <0x1194>; | |
linux,phandle = <0x96>; | |
phandle = <0x96>; | |
}; | |
}; | |
}; | |
psci { | |
compatible = "arm,psci-0.2"; | |
method = "smc"; | |
psci_version = <0x84000000>; | |
cpu_suspend = <0xc4000001>; | |
cpu_off = <0x84000002>; | |
cpu_on = <0xc4000003>; | |
affinity_info = <0xc4000004>; | |
migrate = <0xc4000005>; | |
migrate_info_type = <0x84000006>; | |
migrate_info_up_cpu = <0xc4000007>; | |
system_off = <0x84000008>; | |
system_reset = <0x84000009>; | |
}; | |
n_brom { | |
compatible = "allwinner,n-brom"; | |
reg = <0x0 0x0 0x0 0xc000>; | |
}; | |
s_brom { | |
compatible = "allwinner,s-brom"; | |
reg = <0x0 0x0 0x0 0x10000>; | |
}; | |
sram_a1 { | |
compatible = "allwinner,sram_a1"; | |
reg = <0x0 0x10000 0x0 0x8000>; | |
}; | |
sram_a2 { | |
compatible = "allwinner,sram_a2"; | |
reg = <0x0 0x40000 0x0 0x14000>; | |
}; | |
prcm { | |
compatible = "allwinner,prcm"; | |
reg = <0x0 0x1f01400 0x0 0x400>; | |
}; | |
cpuscfg { | |
compatible = "allwinner,cpuscfg"; | |
reg = <0x0 0x1f01c00 0x0 0x400>; | |
}; | |
ion { | |
compatible = "allwinner,sunxi-ion"; | |
system_contig { | |
type = <0x1>; | |
}; | |
cma { | |
type = <0x4>; | |
}; | |
system { | |
type = <0x0>; | |
}; | |
secure { | |
type = <0x6>; | |
}; | |
}; | |
dram { | |
compatible = "allwinner,dram"; | |
clocks = <0x97 0x98>; | |
clock-names = "pll_ddr0", "pll_ddr1"; | |
dram_clk = <0x2a0>; | |
dram_type = <0x3>; | |
dram_zq = <0x3b3bbb>; | |
dram_odt_en = <0x1>; | |
dram_para1 = <0x10e410e4>; | |
dram_para2 = <0x1000>; | |
dram_mr0 = <0x1840>; | |
dram_mr1 = <0x40>; | |
dram_mr2 = <0x18>; | |
dram_mr3 = <0x2>; | |
dram_tpr0 = <0x4a2195>; | |
dram_tpr1 = <0x2424190>; | |
dram_tpr2 = <0x8b060>; | |
dram_tpr3 = <0x50005dc>; | |
dram_tpr4 = <0x0>; | |
dram_tpr5 = <0x0>; | |
dram_tpr6 = <0x0>; | |
dram_tpr7 = <0x2a066198>; | |
dram_tpr8 = <0x0>; | |
dram_tpr9 = <0x0>; | |
dram_tpr10 = <0x8808>; | |
dram_tpr11 = <0x0>; | |
dram_tpr12 = <0x55550000>; | |
dram_tpr13 = <0x4002900>; | |
device_type = "dram"; | |
}; | |
memory@40000000 { | |
device_type = "memory"; | |
reg = <0x0 0x40000000 0x0 0x40000000>; | |
}; | |
interrupt-controller@1c81000 { | |
compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic"; | |
#interrupt-cells = <0x3>; | |
#address-cells = <0x0>; | |
device_type = "gic"; | |
interrupt-controller; | |
reg = <0x0 0x1c81000 0x0 0x1000 0x0 0x1c82000 0x0 0x2000 0x0 0x1c84000 0x0 0x2000 0x0 0x1c86000 0x0 0x2000>; | |
interrupts = <0x1 0x9 0xf04>; | |
linux,phandle = <0x1>; | |
phandle = <0x1>; | |
}; | |
sunxi-chipid@1c14200 { | |
compatible = "sunxi,sun50i-chipid"; | |
device_type = "chipid"; | |
reg = <0x0 0x1c14200 0x0 0x400>; | |
}; | |
timer { | |
compatible = "arm,armv8-timer"; | |
interrupts = <0x1 0xd 0xff01 0x1 0xe 0xff01 0x1 0xb 0xff01 0x1 0xa 0xff01>; | |
clock-frequency = <0x16e3600>; | |
}; | |
pmu { | |
compatible = "arm,armv8-pmuv3"; | |
interrupts = <0x0 0x78 0x4 0x0 0x79 0x4 0x0 0x7a 0x4 0x0 0x7b 0x4>; | |
}; | |
dvfs_table { | |
compatible = "allwinner,dvfs_table"; | |
max_freq = <0x44aa2000>; | |
min_freq = <0x1c9c3800>; | |
lv_count = <0x8>; | |
lv1_freq = <0x44aa2000>; | |
lv1_volt = <0x514>; | |
lv2_freq = <0x41cdb400>; | |
lv2_volt = <0x4ec>; | |
lv3_freq = <0x3c14dc00>; | |
lv3_volt = <0x4b0>; | |
lv4_freq = <0x30a32c00>; | |
lv4_volt = <0x44c>; | |
lv5_freq = <0x269fb200>; | |
lv5_volt = <0x410>; | |
lv6_freq = <0x0>; | |
lv6_volt = <0x410>; | |
lv7_freq = <0x0>; | |
lv7_volt = <0x410>; | |
lv8_freq = <0x0>; | |
lv8_volt = <0x410>; | |
device_type = "dvfs_table"; | |
}; | |
dramfreq { | |
compatible = "allwinner,sunxi-dramfreq"; | |
reg = <0x0 0x1c62000 0x0 0x1000 0x0 0x1c63000 0x0 0x1000 0x0 0x1c20000 0x0 0x800>; | |
clocks = <0x97 0x98 0x99>; | |
status = "okay"; | |
}; | |
uboot { | |
}; | |
gpu@0x01c40000 { | |
compatible = "arm,mali-400", "arm,mali-utgard"; | |
reg = <0x0 0x1c40000 0x0 0x10000>; | |
interrupts = <0x0 0x61 0x4 0x0 0x62 0x4 0x0 0x63 0x4 0x0 0x64 0x4 0x0 0x66 0x4 0x0 0x67 0x4>; | |
interrupt-names = "IRQGP", "IRQGPMMU", "IRQPP0", "IRQPPMMU0", "IRQPP1", "IRQPPMMU1"; | |
clocks = <0x9a 0x9b>; | |
device_type = "gpu_mali400_0"; | |
normal_freq = <0x1c8>; | |
scene_ctrl_status = <0x0>; | |
temp_ctrl_status = <0x1>; | |
}; | |
wlan { | |
compatible = "allwinner,sunxi-wlan"; | |
clocks = <0x9c>; | |
wlan_power = "vcc-wifi"; | |
wlan_io_regulator = "vcc-wifi-io"; | |
wlan_busnum = <0x1>; | |
status = "okay"; | |
device_type = "wlan"; | |
wlan_regon = <0x7d 0xb 0x2 0x1 0xffffffff 0xffffffff 0x0>; | |
wlan_hostwake = <0x7d 0xb 0x3 0x6 0xffffffff 0xffffffff 0x0>; | |
}; | |
bt { | |
compatible = "allwinner,sunxi-bt"; | |
clocks = <0x9c>; | |
bt_power = "vcc-wifi"; | |
bt_io_regulator = "vcc-wifi-io"; | |
status = "okay"; | |
device_type = "bt"; | |
bt_rst_n = <0x7d 0xb 0x4 0x1 0xffffffff 0xffffffff 0x0>; | |
}; | |
btlpm { | |
compatible = "allwinner,sunxi-btlpm"; | |
uart_index = <0x1>; | |
status = "okay"; | |
device_type = "btlpm"; | |
bt_wake = <0x7d 0xb 0x6 0x1 0xffffffff 0xffffffff 0x1>; | |
bt_hostwake = <0x7d 0xb 0x5 0x6 0xffffffff 0xffffffff 0x0>; | |
}; | |
}; |
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
/dts-v1/; | |
// magic: 0xd00dfeed | |
// totalsize: 0x10f87 (69511) | |
// off_dt_struct: 0x98 | |
// off_dt_strings: 0xea30 | |
// off_mem_rsvmap: 0x28 | |
// version: 17 | |
// last_comp_version: 16 | |
// boot_cpuid_phys: 0x0 | |
// size_dt_strings: 0x2557 | |
// size_dt_struct: 0xe998 | |
/memreserve/ 0x45000000 0x200000; | |
/memreserve/ 0x41010000 0x10000; | |
/memreserve/ 0x41020000 0x800; | |
/memreserve/ 0x40100000 0x4000; | |
/memreserve/ 0x40104000 0x1000; | |
/memreserve/ 0x40105000 0x1000; | |
/ { | |
model = "sun50iw1p1"; | |
compatible = "arm,sun50iw1p1", "arm,sun50iw1p1"; | |
interrupt-parent = <0x00000001>; | |
#address-cells = <0x00000002>; | |
#size-cells = <0x00000002>; | |
clocks { | |
compatible = "allwinner,sunxi-clk-init"; | |
device_type = "clocks"; | |
#address-cells = <0x00000002>; | |
#size-cells = <0x00000002>; | |
ranges; | |
reg = <0x00000000 0x01c20000 0x00000000 0x00000320 0x00000000 0x01f01400 0x00000000 0x000000b0 0x00000000 0x01f00060 0x00000000 0x00000004>; | |
losc { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,fixed-clock"; | |
clock-frequency = <0x00008000>; | |
clock-output-names = "losc"; | |
linux,phandle = <0x0000000c>; | |
phandle = <0x0000000c>; | |
}; | |
iosc { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,fixed-clock"; | |
clock-frequency = <0x00f42400>; | |
clock-output-names = "iosc"; | |
linux,phandle = <0x0000000d>; | |
phandle = <0x0000000d>; | |
}; | |
hosc { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,fixed-clock"; | |
clock-frequency = <0x016e3600>; | |
clock-output-names = "hosc"; | |
linux,phandle = <0x00000006>; | |
phandle = <0x00000006>; | |
}; | |
pll_cpu { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-pll-clock"; | |
lock-mode = "new"; | |
clock-output-names = "pll_cpu"; | |
}; | |
pll_audio { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-pll-clock"; | |
lock-mode = "new"; | |
assigned-clock-rates = <0x01770000>; | |
clock-output-names = "pll_audio"; | |
linux,phandle = <0x00000002>; | |
phandle = <0x00000002>; | |
}; | |
pll_video0 { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-pll-clock"; | |
lock-mode = "new"; | |
assigned-clock-rates = <0x11b3dc40>; | |
clock-output-names = "pll_video0"; | |
linux,phandle = <0x00000003>; | |
phandle = <0x00000003>; | |
}; | |
pll_ve { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-pll-clock"; | |
lock-mode = "new"; | |
clock-output-names = "pll_ve"; | |
linux,phandle = <0x00000016>; | |
phandle = <0x00000016>; | |
}; | |
pll_ddr0 { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-pll-clock"; | |
lock-mode = "new"; | |
clock-output-names = "pll_ddr0"; | |
linux,phandle = <0x00000093>; | |
phandle = <0x00000093>; | |
}; | |
pll_periph0 { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-pll-clock"; | |
lock-mode = "new"; | |
clock-output-names = "pll_periph0"; | |
linux,phandle = <0x00000004>; | |
phandle = <0x00000004>; | |
}; | |
pll_periph1 { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-pll-clock"; | |
lock-mode = "new"; | |
clock-output-names = "pll_periph1"; | |
linux,phandle = <0x00000005>; | |
phandle = <0x00000005>; | |
}; | |
pll_video1 { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-pll-clock"; | |
lock-mode = "new"; | |
assigned-clock-rates = <0x11b3dc40>; | |
clock-output-names = "pll_video1"; | |
}; | |
pll_gpu { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-pll-clock"; | |
lock-mode = "new"; | |
clock-output-names = "pll_gpu"; | |
linux,phandle = <0x00000096>; | |
phandle = <0x00000096>; | |
}; | |
pll_mipi { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-pll-clock"; | |
lock-mode = "new"; | |
clock-output-names = "pll_mipi"; | |
linux,phandle = <0x00000008>; | |
phandle = <0x00000008>; | |
}; | |
pll_hsic { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-pll-clock"; | |
lock-mode = "new"; | |
clock-output-names = "pll_hsic"; | |
linux,phandle = <0x0000003a>; | |
phandle = <0x0000003a>; | |
}; | |
pll_de { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-pll-clock"; | |
lock-mode = "new"; | |
assigned-clock-rates = <0x11b3dc40>; | |
clock-output-names = "pll_de"; | |
linux,phandle = <0x00000007>; | |
phandle = <0x00000007>; | |
}; | |
pll_ddr1 { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-pll-clock"; | |
lock-mode = "new"; | |
clock-output-names = "pll_ddr1"; | |
linux,phandle = <0x00000094>; | |
phandle = <0x00000094>; | |
}; | |
pll_audiox8 { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,fixed-factor-clock"; | |
clocks = <0x00000002>; | |
clock-mult = <0x00000008>; | |
clock-div = <0x00000001>; | |
clock-output-names = "pll_audiox8"; | |
}; | |
pll_audiox4 { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,fixed-factor-clock"; | |
clocks = <0x00000002>; | |
clock-mult = <0x00000008>; | |
clock-div = <0x00000002>; | |
clock-output-names = "pll_audiox4"; | |
linux,phandle = <0x0000003c>; | |
phandle = <0x0000003c>; | |
}; | |
pll_audiox2 { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,fixed-factor-clock"; | |
clocks = <0x00000002>; | |
clock-mult = <0x00000008>; | |
clock-div = <0x00000004>; | |
clock-output-names = "pll_audiox2"; | |
}; | |
pll_video0x2 { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,fixed-factor-clock"; | |
clocks = <0x00000003>; | |
clock-mult = <0x00000002>; | |
clock-div = <0x00000001>; | |
clock-output-names = "pll_video0x2"; | |
}; | |
pll_periph0x2 { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,fixed-factor-clock"; | |
clocks = <0x00000004>; | |
clock-mult = <0x00000002>; | |
clock-div = <0x00000001>; | |
clock-output-names = "pll_periph0x2"; | |
linux,phandle = <0x0000007b>; | |
phandle = <0x0000007b>; | |
}; | |
pll_periph1x2 { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,fixed-factor-clock"; | |
clocks = <0x00000005>; | |
clock-mult = <0x00000002>; | |
clock-div = <0x00000001>; | |
clock-output-names = "pll_periph1x2"; | |
linux,phandle = <0x0000005a>; | |
phandle = <0x0000005a>; | |
}; | |
pll_periph0d2 { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,fixed-factor-clock"; | |
clocks = <0x00000004>; | |
clock-mult = <0x00000001>; | |
clock-div = <0x00000002>; | |
clock-output-names = "pll_periph0d2"; | |
}; | |
hoscd2 { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,fixed-factor-clock"; | |
clocks = <0x00000006>; | |
clock-mult = <0x00000001>; | |
clock-div = <0x00000002>; | |
clock-output-names = "hoscd2"; | |
}; | |
cpu { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "cpu"; | |
}; | |
cpuapb { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "cpuapb"; | |
}; | |
axi { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "axi"; | |
}; | |
pll_periphahb0 { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "pll_periphahb0"; | |
}; | |
ahb1 { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "ahb1"; | |
linux,phandle = <0x00000095>; | |
phandle = <0x00000095>; | |
}; | |
apb1 { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "apb1"; | |
}; | |
apb2 { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "apb2"; | |
linux,phandle = <0x0000007e>; | |
phandle = <0x0000007e>; | |
}; | |
ahb2 { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "ahb2"; | |
}; | |
ths { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "ths"; | |
linux,phandle = <0x00000084>; | |
phandle = <0x00000084>; | |
}; | |
nand { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "nand"; | |
linux,phandle = <0x00000080>; | |
phandle = <0x00000080>; | |
}; | |
sdmmc0_mod { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "sdmmc0_mod"; | |
linux,phandle = <0x00000060>; | |
phandle = <0x00000060>; | |
}; | |
sdmmc0_bus { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "sdmmc0_bus"; | |
linux,phandle = <0x00000061>; | |
phandle = <0x00000061>; | |
}; | |
sdmmc0_rst { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "sdmmc0_rst"; | |
linux,phandle = <0x00000062>; | |
phandle = <0x00000062>; | |
}; | |
sdmmc1_mod { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "sdmmc1_mod"; | |
linux,phandle = <0x00000065>; | |
phandle = <0x00000065>; | |
}; | |
sdmmc1_bus { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "sdmmc1_bus"; | |
linux,phandle = <0x00000066>; | |
phandle = <0x00000066>; | |
}; | |
sdmmc1_rst { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "sdmmc1_rst"; | |
linux,phandle = <0x00000067>; | |
phandle = <0x00000067>; | |
}; | |
sdmmc2_mod { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "sdmmc2_mod"; | |
linux,phandle = <0x0000005b>; | |
phandle = <0x0000005b>; | |
}; | |
sdmmc2_bus { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "sdmmc2_bus"; | |
linux,phandle = <0x0000005c>; | |
phandle = <0x0000005c>; | |
}; | |
sdmmc2_rst { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "sdmmc2_rst"; | |
linux,phandle = <0x0000005d>; | |
phandle = <0x0000005d>; | |
}; | |
ts { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "ts"; | |
}; | |
ce { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "ce"; | |
linux,phandle = <0x0000007a>; | |
phandle = <0x0000007a>; | |
}; | |
spi0 { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "spi0"; | |
linux,phandle = <0x00000052>; | |
phandle = <0x00000052>; | |
}; | |
spi1 { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "spi1"; | |
linux,phandle = <0x00000056>; | |
phandle = <0x00000056>; | |
}; | |
i2s0 { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "i2s0"; | |
linux,phandle = <0x00000042>; | |
phandle = <0x00000042>; | |
}; | |
i2s1 { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "i2s1"; | |
linux,phandle = <0x00000047>; | |
phandle = <0x00000047>; | |
}; | |
i2s2 { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "i2s2"; | |
linux,phandle = <0x00000048>; | |
phandle = <0x00000048>; | |
}; | |
spdif { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "spdif"; | |
linux,phandle = <0x00000049>; | |
phandle = <0x00000049>; | |
}; | |
usbphy0 { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "usbphy0"; | |
linux,phandle = <0x00000032>; | |
phandle = <0x00000032>; | |
}; | |
usbphy1 { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "usbphy1"; | |
linux,phandle = <0x00000036>; | |
phandle = <0x00000036>; | |
}; | |
usbhsic { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "usbhsic"; | |
linux,phandle = <0x00000038>; | |
phandle = <0x00000038>; | |
}; | |
usbhsic12m { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "usbhsic12m"; | |
linux,phandle = <0x00000039>; | |
phandle = <0x00000039>; | |
}; | |
usbohci1 { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "usbohci1"; | |
linux,phandle = <0x0000003b>; | |
phandle = <0x0000003b>; | |
}; | |
usbohci0 { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "usbohci0"; | |
linux,phandle = <0x00000035>; | |
phandle = <0x00000035>; | |
}; | |
de { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
assigned-clock-parents = <0x00000007>; | |
assigned-clock-rates = <0x11b3dc40>; | |
clock-output-names = "de"; | |
linux,phandle = <0x0000006a>; | |
phandle = <0x0000006a>; | |
}; | |
tcon0 { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
assigned-clock-parents = <0x00000008>; | |
clock-output-names = "tcon0"; | |
linux,phandle = <0x0000006b>; | |
phandle = <0x0000006b>; | |
}; | |
tcon1 { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
assigned-clock-parents = <0x00000003>; | |
clock-output-names = "tcon1"; | |
linux,phandle = <0x0000006e>; | |
phandle = <0x0000006e>; | |
}; | |
deinterlace { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "deinterlace"; | |
linux,phandle = <0x0000007c>; | |
phandle = <0x0000007c>; | |
}; | |
csi_s { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "csi_s"; | |
linux,phandle = <0x00000073>; | |
phandle = <0x00000073>; | |
}; | |
csi_m { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "csi_m"; | |
linux,phandle = <0x00000074>; | |
phandle = <0x00000074>; | |
}; | |
csi_misc { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "csi_misc"; | |
linux,phandle = <0x00000075>; | |
phandle = <0x00000075>; | |
}; | |
ve { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "ve"; | |
linux,phandle = <0x00000017>; | |
phandle = <0x00000017>; | |
}; | |
adda { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "adda"; | |
linux,phandle = <0x00000041>; | |
phandle = <0x00000041>; | |
}; | |
addax4 { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "addax4"; | |
}; | |
avs { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "avs"; | |
}; | |
hdmi { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
assigned-clock-parents = <0x00000003>; | |
clock-output-names = "hdmi"; | |
linux,phandle = <0x0000006f>; | |
phandle = <0x0000006f>; | |
}; | |
hdmi_slow { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "hdmi_slow"; | |
linux,phandle = <0x00000070>; | |
phandle = <0x00000070>; | |
}; | |
mbus { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "mbus"; | |
}; | |
mipidsi { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "mipidsi"; | |
linux,phandle = <0x0000006d>; | |
phandle = <0x0000006d>; | |
}; | |
gpu { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "gpu"; | |
linux,phandle = <0x00000097>; | |
phandle = <0x00000097>; | |
}; | |
usbehci_16 { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "usbohci_16"; | |
}; | |
usbehci1 { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "usbehci1"; | |
linux,phandle = <0x00000037>; | |
phandle = <0x00000037>; | |
}; | |
usbehci0 { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "usbehci0"; | |
linux,phandle = <0x00000034>; | |
phandle = <0x00000034>; | |
}; | |
usbotg { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "usbotg"; | |
linux,phandle = <0x00000033>; | |
phandle = <0x00000033>; | |
}; | |
gmac { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "gmac"; | |
linux,phandle = <0x0000008f>; | |
phandle = <0x0000008f>; | |
}; | |
sdram { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "sdram"; | |
}; | |
dma { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "dma"; | |
linux,phandle = <0x0000000b>; | |
phandle = <0x0000000b>; | |
}; | |
hwspinlock_rst { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "hwspinlock_rst"; | |
linux,phandle = <0x0000000f>; | |
phandle = <0x0000000f>; | |
}; | |
hwspinlock_bus { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "hwspinlock_bus"; | |
linux,phandle = <0x00000010>; | |
phandle = <0x00000010>; | |
}; | |
msgbox { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "msgbox"; | |
linux,phandle = <0x0000000e>; | |
phandle = <0x0000000e>; | |
}; | |
lvds { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "lvds"; | |
linux,phandle = <0x0000006c>; | |
phandle = <0x0000006c>; | |
}; | |
uart0 { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "uart0"; | |
linux,phandle = <0x00000018>; | |
phandle = <0x00000018>; | |
}; | |
uart1 { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "uart1"; | |
linux,phandle = <0x0000001b>; | |
phandle = <0x0000001b>; | |
}; | |
uart2 { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "uart2"; | |
linux,phandle = <0x0000001e>; | |
phandle = <0x0000001e>; | |
}; | |
uart3 { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "uart3"; | |
linux,phandle = <0x00000021>; | |
phandle = <0x00000021>; | |
}; | |
uart4 { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "uart4"; | |
linux,phandle = <0x00000024>; | |
phandle = <0x00000024>; | |
}; | |
scr { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "scr"; | |
linux,phandle = <0x0000007d>; | |
phandle = <0x0000007d>; | |
}; | |
twi0 { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "twi0"; | |
linux,phandle = <0x00000027>; | |
phandle = <0x00000027>; | |
}; | |
twi1 { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "twi1"; | |
linux,phandle = <0x0000002a>; | |
phandle = <0x0000002a>; | |
}; | |
twi2 { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "twi2"; | |
linux,phandle = <0x0000002d>; | |
phandle = <0x0000002d>; | |
}; | |
twi3 { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "twi3"; | |
}; | |
pio { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-clock"; | |
clock-output-names = "pio"; | |
linux,phandle = <0x0000000a>; | |
phandle = <0x0000000a>; | |
}; | |
cpurcir { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-cpus-clock"; | |
clock-output-names = "cpurcir"; | |
linux,phandle = <0x00000012>; | |
phandle = <0x00000012>; | |
}; | |
cpurpio { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-cpus-clock"; | |
clock-output-names = "cpurpio"; | |
linux,phandle = <0x00000009>; | |
phandle = <0x00000009>; | |
}; | |
cpurpll_peri0 { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-cpus-clock"; | |
clock-output-names = "cpurpll_peri0"; | |
}; | |
cpurcpus { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-cpus-clock"; | |
clock-output-names = "cpurcpus"; | |
}; | |
cpurahbs { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-cpus-clock"; | |
clock-output-names = "cpurahbs"; | |
}; | |
cpurapbs { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-cpus-clock"; | |
clock-output-names = "cpurapbs"; | |
}; | |
losc_out { | |
#clock-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-periph-cpus-clock"; | |
clock-output-names = "losc_out"; | |
linux,phandle = <0x00000098>; | |
phandle = <0x00000098>; | |
}; | |
}; | |
soc@01c00000 { | |
compatible = "simple-bus"; | |
#address-cells = <0x00000002>; | |
#size-cells = <0x00000002>; | |
ranges; | |
device_type = "soc"; | |
pinctrl@01f02c00 { | |
compatible = "allwinner,sun50i-r-pinctrl"; | |
reg = <0x00000000 0x01f02c00 0x00000000 0x00000400>; | |
interrupts = <0x00000000 0x0000002d 0x00000004>; | |
clocks = <0x00000009>; | |
device_type = "r_pio"; | |
gpio-controller; | |
interrupt-controller; | |
#interrupt-cells = <0x00000002>; | |
#size-cells = <0x00000000>; | |
#gpio-cells = <0x00000006>; | |
linux,phandle = <0x00000079>; | |
phandle = <0x00000079>; | |
s_cir0@0 { | |
allwinner,pins = "PL11"; | |
allwinner,function = "s_cir0"; | |
allwinner,muxsel = <0x00000002>; | |
allwinner,drive = <0x00000002>; | |
allwinner,pull = <0x00000001>; | |
linux,phandle = <0x00000011>; | |
phandle = <0x00000011>; | |
}; | |
spwm0@0 { | |
linux,phandle = <0x000000af>; | |
phandle = <0x000000af>; | |
allwinner,pins = "PL10"; | |
allwinner,function = "spwm0"; | |
allwinner,pname = "pwm_positive"; | |
allwinner,muxsel = <0x00000002>; | |
allwinner,pull = <0x00000000>; | |
allwinner,drive = <0xffffffff>; | |
allwinner,data = <0xffffffff>; | |
}; | |
spwm0@1 { | |
linux,phandle = <0x000000b0>; | |
phandle = <0x000000b0>; | |
allwinner,pins = "PL10"; | |
allwinner,function = "spwm0"; | |
allwinner,pname = "pwm_positive"; | |
allwinner,muxsel = <0x00000007>; | |
allwinner,pull = <0x00000000>; | |
allwinner,drive = <0xffffffff>; | |
allwinner,data = <0xffffffff>; | |
}; | |
s_uart0@0 { | |
linux,phandle = <0x000000b6>; | |
phandle = <0x000000b6>; | |
allwinner,pins = "PL2", "PL3"; | |
allwinner,function = "s_uart0"; | |
allwinner,pname = "s_uart0_tx", "s_uart0_rx"; | |
allwinner,muxsel = <0x00000002>; | |
allwinner,pull = <0xffffffff>; | |
allwinner,drive = <0xffffffff>; | |
allwinner,data = <0xffffffff>; | |
}; | |
s_rsb0@0 { | |
linux,phandle = <0x000000b7>; | |
phandle = <0x000000b7>; | |
allwinner,pins = "PL0", "PL1"; | |
allwinner,function = "s_rsb0"; | |
allwinner,pname = "s_rsb0_sck", "s_rsb0_sda"; | |
allwinner,muxsel = <0x00000002>; | |
allwinner,pull = <0x00000001>; | |
allwinner,drive = <0x00000002>; | |
allwinner,data = <0xffffffff>; | |
}; | |
s_jtag0@0 { | |
linux,phandle = <0x000000b8>; | |
phandle = <0x000000b8>; | |
allwinner,pins = "PL4", "PL5", "PL6", "PL7"; | |
allwinner,function = "s_jtag0"; | |
allwinner,pname = "s_jtag0_tms", "s_jtag0_tck", "s_jtag0_tdo", "s_jtag0_tdi"; | |
allwinner,muxsel = <0x00000002>; | |
allwinner,pull = <0x00000001>; | |
allwinner,drive = <0x00000002>; | |
allwinner,data = <0xffffffff>; | |
}; | |
}; | |
pinctrl@01c20800 { | |
compatible = "allwinner,sun50i-pinctrl"; | |
reg = <0x00000000 0x01c20800 0x00000000 0x00000400>; | |
interrupts = <0x00000000 0x0000000b 0x00000004 0x00000000 0x00000011 0x00000004 0x00000000 0x00000015 0x00000004>; | |
device_type = "pio"; | |
clocks = <0x0000000a>; | |
gpio-controller; | |
interrupt-controller; | |
#interrupt-cells = <0x00000002>; | |
#size-cells = <0x00000000>; | |
#gpio-cells = <0x00000006>; | |
linux,phandle = <0x00000030>; | |
phandle = <0x00000030>; | |
uart0@1 { | |
allwinner,pins = "PB8", "PB9"; | |
allwinner,function = "io_disabled"; | |
allwinner,muxsel = <0x00000007>; | |
allwinner,drive = <0x00000001>; | |
allwinner,pull = <0x00000001>; | |
linux,phandle = <0x0000001a>; | |
phandle = <0x0000001a>; | |
}; | |
uart1@1 { | |
allwinner,pins = "PG6", "PG7", "PG8", "PG9"; | |
allwinner,function = "io_disabled"; | |
allwinner,muxsel = <0x00000007>; | |
allwinner,drive = <0x00000001>; | |
allwinner,pull = <0x00000001>; | |
linux,phandle = <0x0000001d>; | |
phandle = <0x0000001d>; | |
}; | |
uart2@1 { | |
allwinner,pins = "PB0", "PB1", "PB2", "PB3"; | |
allwinner,function = "io_disabled"; | |
allwinner,muxsel = <0x00000007>; | |
allwinner,drive = <0x00000001>; | |
allwinner,pull = <0x00000001>; | |
linux,phandle = <0x00000020>; | |
phandle = <0x00000020>; | |
}; | |
uart3@1 { | |
allwinner,pins = "PH4", "PH5", "PH6", "PH7"; | |
allwinner,function = "io_disabled"; | |
allwinner,muxsel = <0x00000007>; | |
allwinner,drive = <0x00000001>; | |
allwinner,pull = <0x00000001>; | |
linux,phandle = <0x00000023>; | |
phandle = <0x00000023>; | |
}; | |
uart4@1 { | |
allwinner,pins = "PD2", "PD3", "PD4", "PD5"; | |
allwinner,function = "io_disabled"; | |
allwinner,muxsel = <0x00000007>; | |
allwinner,drive = <0x00000001>; | |
allwinner,pull = <0x00000001>; | |
linux,phandle = <0x00000026>; | |
phandle = <0x00000026>; | |
}; | |
twi0@1 { | |
allwinner,pins = "PH0", "PH1"; | |
allwinner,function = "io_disabled"; | |
allwinner,muxsel = <0x00000007>; | |
allwinner,drive = <0x00000001>; | |
allwinner,pull = <0x00000000>; | |
linux,phandle = <0x00000029>; | |
phandle = <0x00000029>; | |
}; | |
twi1@1 { | |
allwinner,pins = "PH2", "PH3"; | |
allwinner,function = "io_disabled"; | |
allwinner,muxsel = <0x00000007>; | |
allwinner,drive = <0x00000001>; | |
allwinner,pull = <0x00000000>; | |
linux,phandle = <0x0000002c>; | |
phandle = <0x0000002c>; | |
}; | |
twi2@1 { | |
allwinner,pins = "PE14", "PE15"; | |
allwinner,function = "io_disabled"; | |
allwinner,muxsel = <0x00000007>; | |
allwinner,drive = <0x00000001>; | |
allwinner,pull = <0x00000000>; | |
linux,phandle = <0x0000002f>; | |
phandle = <0x0000002f>; | |
}; | |
spi0@2 { | |
allwinner,pins = "PC3", "PC2", "PC0", "PC1"; | |
allwinner,function = "io_disabled"; | |
allwinner,muxsel = <0x00000007>; | |
allwinner,drive = <0x00000001>; | |
allwinner,pull = <0x00000000>; | |
linux,phandle = <0x00000055>; | |
phandle = <0x00000055>; | |
}; | |
spi1@2 { | |
allwinner,pins = "PD0", "PD1", "PD2", "PD3"; | |
allwinner,function = "io_disabled"; | |
allwinner,muxsel = <0x00000007>; | |
allwinner,drive = <0x00000001>; | |
allwinner,pull = <0x00000000>; | |
linux,phandle = <0x00000059>; | |
phandle = <0x00000059>; | |
}; | |
sdc0@1 { | |
allwinner,pins = "PF0", "PF1", "PF2", "PF3", "PF4", "PF5"; | |
allwinner,function = "io_disabled"; | |
allwinner,muxsel = <0x00000007>; | |
allwinner,drive = <0x00000001>; | |
allwinner,pull = <0x00000001>; | |
linux,phandle = <0x00000064>; | |
phandle = <0x00000064>; | |
}; | |
sdc1@1 { | |
allwinner,pins = "PG0", "PG1", "PG2", "PG3", "PG4", "PG5"; | |
allwinner,function = "io_disabled"; | |
allwinner,muxsel = <0x00000007>; | |
allwinner,drive = <0x00000001>; | |
allwinner,pull = <0x00000001>; | |
linux,phandle = <0x00000069>; | |
phandle = <0x00000069>; | |
}; | |
sdc2@1 { | |
allwinner,pins = "PC1", "PC5", "PC6", "PC8", "PC9", "PC10", "PC11", "PC12", "PC13", "PC14", "PC15", "PC16"; | |
allwinner,function = "io_disabled"; | |
allwinner,muxsel = <0x00000007>; | |
allwinner,drive = <0x00000001>; | |
allwinner,pull = <0x00000001>; | |
linux,phandle = <0x0000005f>; | |
phandle = <0x0000005f>; | |
}; | |
daudio0@0 { | |
allwinner,pins = "PB6", "PB3", "PB4", "PB5", "PB7"; | |
allwinner,function = "pcm0"; | |
allwinner,muxsel = <0x00000003>; | |
allwinner,drive = <0x00000001>; | |
allwinner,pull = <0x00000000>; | |
linux,phandle = <0x00000043>; | |
phandle = <0x00000043>; | |
}; | |
daudio0_sleep@0 { | |
allwinner,pins = "PB6", "PB3", "PB4", "PB5", "PB7"; | |
allwinner,function = "io_disabled"; | |
allwinner,muxsel = <0x00000007>; | |
allwinner,drive = <0x00000001>; | |
allwinner,pull = <0x00000000>; | |
linux,phandle = <0x00000044>; | |
phandle = <0x00000044>; | |
}; | |
daudio1@0 { | |
allwinner,pins = "PG10", "PG11", "PG12", "PG13"; | |
allwinner,function = "pcm1"; | |
allwinner,muxsel = <0x00000003>; | |
allwinner,drive = <0x00000001>; | |
allwinner,pull = <0x00000000>; | |
linux,phandle = <0x00000045>; | |
phandle = <0x00000045>; | |
}; | |
daudio1_sleep@0 { | |
allwinner,pins = "PG10", "PG11", "PG12", "PG13"; | |
allwinner,function = "io_disabled"; | |
allwinner,muxsel = <0x00000007>; | |
allwinner,drive = <0x00000001>; | |
allwinner,pull = <0x00000000>; | |
linux,phandle = <0x00000046>; | |
phandle = <0x00000046>; | |
}; | |
aif3@0 { | |
allwinner,pins = "PG10", "PG11", "PG12", "PG13"; | |
allwinner,function = "aif3"; | |
allwinner,muxsel = <0x00000002>; | |
allwinner,drive = <0x00000001>; | |
allwinner,pull = <0x00000000>; | |
linux,phandle = <0x0000003e>; | |
phandle = <0x0000003e>; | |
}; | |
aif2_sleep@0 { | |
allwinner,pins = "PB6", "PB4", "PB5", "PB7"; | |
allwinner,function = "io_disabled"; | |
allwinner,muxsel = <0x00000007>; | |
allwinner,drive = <0x00000001>; | |
allwinner,pull = <0x00000000>; | |
linux,phandle = <0x0000003f>; | |
phandle = <0x0000003f>; | |
}; | |
aif3_sleep@0 { | |
allwinner,pins = "PG10", "PG11", "PG12", "PG13"; | |
allwinner,function = "io_disabled"; | |
allwinner,muxsel = <0x00000007>; | |
allwinner,drive = <0x00000001>; | |
allwinner,pull = <0x00000000>; | |
linux,phandle = <0x00000040>; | |
phandle = <0x00000040>; | |
}; | |
spdif@0 { | |
allwinner,pins = "PH8"; | |
allwinner,function = "spdif0"; | |
allwinner,muxsel = <0x00000002>; | |
allwinner,drive = <0x00000001>; | |
allwinner,pull = <0x00000000>; | |
linux,phandle = <0x0000004a>; | |
phandle = <0x0000004a>; | |
}; | |
spdif_sleep@0 { | |
allwinner,pins = "PH8"; | |
allwinner,function = "io_disabled"; | |
allwinner,muxsel = <0x00000007>; | |
allwinner,drive = <0x00000001>; | |
allwinner,pull = <0x00000000>; | |
linux,phandle = <0x0000004b>; | |
phandle = <0x0000004b>; | |
}; | |
csi0_sleep@0 { | |
allwinner,pins = "PE0", "PE2", "PE3", "PE4", "PE5", "PE6", "PE7", "PE8", "PE9", "PE10", "PE11", "PE12", "PE13"; | |
allwinner,pname = "csi0_pck", "csi0_hsync", "csi0_vsync", "csi0_d0", "csi0_d1", "csi0_d2", "csi0_d3", "csi0_d4", "csi0_d5", "csi0_d6", "csi0_d7", "csi0_sck", "csi0_sda"; | |
allwinner,function = "io_disabled"; | |
allwinner,muxsel = <0x00000007>; | |
allwinner,drive = <0x00000001>; | |
allwinner,pull = <0x00000000>; | |
allwinner,data = <0x00000000>; | |
linux,phandle = <0x00000077>; | |
phandle = <0x00000077>; | |
}; | |
smartcard@0 { | |
allwinner,pins = "PB1", "PB4", "PB5", "PB6", "PB7"; | |
allwinner,function = "sim0"; | |
allwinner,muxsel = <0x00000005>; | |
allwinner,drive = <0x00000001>; | |
allwinner,pull = <0x00000001>; | |
linux,phandle = <0x0000007f>; | |
phandle = <0x0000007f>; | |
}; | |
nand0@2 { | |
allwinner,pins = "PC0", "PC1", "PC2", "PC3", "PC4", "PC5", "PC6", "PC7", "PC8", "PC9", "PC10", "PC11", "PC12", "PC13", "PC14", "PC15", "PC16", "PC17", "PC18"; | |
allwinner,function = "io_disabled"; | |
allwinner,muxsel = <0x00000007>; | |
allwinner,drive = <0x00000001>; | |
allwinner,pull = <0x00000000>; | |
linux,phandle = <0x00000083>; | |
phandle = <0x00000083>; | |
}; | |
card0_boot_para@0 { | |
linux,phandle = <0x00000099>; | |
phandle = <0x00000099>; | |
allwinner,pins = "PF0", "PF1", "PF2", "PF3", "PF4", "PF5"; | |
allwinner,function = "card0_boot_para"; | |
allwinner,pname = "sdc_d1", "sdc_d0", "sdc_clk", "sdc_cmd", "sdc_d3", "sdc_d2"; | |
allwinner,muxsel = <0x00000002>; | |
allwinner,pull = <0x00000001>; | |
allwinner,drive = <0x00000002>; | |
allwinner,data = <0xffffffff>; | |
}; | |
card2_boot_para@0 { | |
linux,phandle = <0x0000009a>; | |
phandle = <0x0000009a>; | |
allwinner,pins = "PC1", "PC5", "PC6", "PC8", "PC9", "PC10", "PC11", "PC12", "PC13", "PC14", "PC15", "PC16"; | |
allwinner,function = "card2_boot_para"; | |
allwinner,pname = "sdc_ds", "sdc_clk", "sdc_cmd", "sdc_d0", "sdc_d1", "sdc_d2", "sdc_d3", "sdc_d4", "sdc_d5", "sdc_d6", "sdc_d7", "sdc_emmc_rst"; | |
allwinner,muxsel = <0x00000003>; | |
allwinner,pull = <0x00000001>; | |
allwinner,drive = <0x00000003>; | |
allwinner,data = <0xffffffff>; | |
}; | |
twi_para@0 { | |
linux,phandle = <0x0000009b>; | |
phandle = <0x0000009b>; | |
allwinner,pins = "PH0", "PH1"; | |
allwinner,function = "twi_para"; | |
allwinner,pname = "twi_scl", "twi_sda"; | |
allwinner,muxsel = <0x00000002>; | |
allwinner,pull = <0xffffffff>; | |
allwinner,drive = <0xffffffff>; | |
allwinner,data = <0xffffffff>; | |
}; | |
uart_para@0 { | |
linux,phandle = <0x0000009c>; | |
phandle = <0x0000009c>; | |
allwinner,pins = "PB8", "PB9"; | |
allwinner,function = "uart_para"; | |
allwinner,pname = "uart_debug_tx", "uart_debug_rx"; | |
allwinner,muxsel = <0x00000004>; | |
allwinner,pull = <0x00000001>; | |
allwinner,drive = <0xffffffff>; | |
allwinner,data = <0xffffffff>; | |
}; | |
jtag_para@0 { | |
linux,phandle = <0x0000009d>; | |
phandle = <0x0000009d>; | |
allwinner,pins = "PB0", "PB1", "PB2", "PB3"; | |
allwinner,function = "jtag_para"; | |
allwinner,pname = "jtag_ms", "jtag_ck", "jtag_do", "jtag_di"; | |
allwinner,muxsel = <0x00000004>; | |
allwinner,pull = <0xffffffff>; | |
allwinner,drive = <0xffffffff>; | |
allwinner,data = <0xffffffff>; | |
}; | |
gmac0@0 { | |
linux,phandle = <0x0000009e>; | |
phandle = <0x0000009e>; | |
allwinner,pins = "PD18", "PD17", "PD16", "PD15", "PD20", "PD19", "PD11", "PD10", "PD9", "PD8", "PD13", "PD12", "PD21", "PD22", "PD23"; | |
allwinner,function = "gmac0"; | |
allwinner,pname = "gmac_txd0", "gmac_txd1", "gmac_txd2", "gmac_txd3", "gmac_txen", "gmac_gtxclk", "gmac_rxd0", "gmac_rxd1", "gmac_rxd2", "gmac_rxd3", "gmac_rxdv", "gmac_rxclk", "gmac_clkin", "gmac_mdc", "gmac_mdio"; | |
allwinner,muxsel = <0x00000004>; | |
allwinner,pull = <0xffffffff>; | |
allwinner,drive = <0xffffffff>; | |
allwinner,data = <0xffffffff>; | |
}; | |
twi0@0 { | |
linux,phandle = <0x0000009f>; | |
phandle = <0x0000009f>; | |
allwinner,pins = "PH0", "PH1"; | |
allwinner,function = "twi0"; | |
allwinner,pname = "twi0_scl", "twi0_sda"; | |
allwinner,muxsel = <0x00000002>; | |
allwinner,pull = <0xffffffff>; | |
allwinner,drive = <0xffffffff>; | |
allwinner,data = <0xffffffff>; | |
}; | |
twi1@0 { | |
linux,phandle = <0x000000a0>; | |
phandle = <0x000000a0>; | |
allwinner,pins = "PH2", "PH3"; | |
allwinner,function = "twi1"; | |
allwinner,pname = "twi1_scl", "twi1_sda"; | |
allwinner,muxsel = <0x00000002>; | |
allwinner,pull = <0xffffffff>; | |
allwinner,drive = <0xffffffff>; | |
allwinner,data = <0xffffffff>; | |
}; | |
twi2@0 { | |
linux,phandle = <0x000000a1>; | |
phandle = <0x000000a1>; | |
allwinner,pins = "PE14", "PE15"; | |
allwinner,function = "twi2"; | |
allwinner,pname = "twi2_scl", "twi2_sda"; | |
allwinner,muxsel = <0x00000003>; | |
allwinner,pull = <0xffffffff>; | |
allwinner,drive = <0xffffffff>; | |
allwinner,data = <0xffffffff>; | |
}; | |
uart0@0 { | |
linux,phandle = <0x000000a2>; | |
phandle = <0x000000a2>; | |
allwinner,pins = "PB8", "PB9"; | |
allwinner,function = "uart0"; | |
allwinner,pname = "uart0_tx", "uart0_rx"; | |
allwinner,muxsel = <0x00000004>; | |
allwinner,pull = <0x00000001>; | |
allwinner,drive = <0xffffffff>; | |
allwinner,data = <0xffffffff>; | |
}; | |
uart1@0 { | |
linux,phandle = <0x000000a3>; | |
phandle = <0x000000a3>; | |
allwinner,pins = "PG6", "PG7", "PG8", "PG9"; | |
allwinner,function = "uart1"; | |
allwinner,pname = "uart1_tx", "uart1_rx", "uart1_rts", "uart1_cts"; | |
allwinner,muxsel = <0x00000002>; | |
allwinner,pull = <0x00000001>; | |
allwinner,drive = <0xffffffff>; | |
allwinner,data = <0xffffffff>; | |
}; | |
uart2@0 { | |
linux,phandle = <0x000000a4>; | |
phandle = <0x000000a4>; | |
allwinner,pins = "PB0", "PB1", "PB2", "PB3"; | |
allwinner,function = "uart2"; | |
allwinner,pname = "uart2_tx", "uart2_rx", "uart2_rts", "uart2_cts"; | |
allwinner,muxsel = <0x00000002>; | |
allwinner,pull = <0x00000001>; | |
allwinner,drive = <0xffffffff>; | |
allwinner,data = <0xffffffff>; | |
}; | |
uart3@0 { | |
linux,phandle = <0x000000a5>; | |
phandle = <0x000000a5>; | |
allwinner,pins = "PD0", "PD1"; | |
allwinner,function = "uart3"; | |
allwinner,pname = "uart3_tx", "uart3_rx"; | |
allwinner,muxsel = <0x00000003>; | |
allwinner,pull = <0x00000001>; | |
allwinner,drive = <0xffffffff>; | |
allwinner,data = <0xffffffff>; | |
}; | |
uart4@0 { | |
linux,phandle = <0x000000a6>; | |
phandle = <0x000000a6>; | |
allwinner,pins = "PD2", "PD3", "PD4", "PD5"; | |
allwinner,function = "uart4"; | |
allwinner,pname = "uart4_tx", "uart4_rx", "uart4_rts", "uart4_cts"; | |
allwinner,muxsel = <0x00000003>; | |
allwinner,pull = <0x00000001>; | |
allwinner,drive = <0xffffffff>; | |
allwinner,data = <0xffffffff>; | |
}; | |
spi0@0 { | |
linux,phandle = <0x000000a7>; | |
phandle = <0x000000a7>; | |
allwinner,pins = "PC3"; | |
allwinner,function = "spi0"; | |
allwinner,pname = "spi0_cs0"; | |
allwinner,muxsel = <0x00000004>; | |
allwinner,pull = <0x00000001>; | |
allwinner,drive = <0xffffffff>; | |
allwinner,data = <0xffffffff>; | |
}; | |
spi0@1 { | |
linux,phandle = <0x000000a8>; | |
phandle = <0x000000a8>; | |
allwinner,pins = "PC2", "PC0", "PC1"; | |
allwinner,function = "spi0"; | |
allwinner,pname = "spi0_sclk", "spi0_mosi", "spi0_miso"; | |
allwinner,muxsel = <0x00000004>; | |
allwinner,pull = <0xffffffff>; | |
allwinner,drive = <0xffffffff>; | |
allwinner,data = <0xffffffff>; | |
}; | |
spi1@0 { | |
linux,phandle = <0x000000a9>; | |
phandle = <0x000000a9>; | |
allwinner,pins = "PD0"; | |
allwinner,function = "spi1"; | |
allwinner,pname = "spi1_cs0"; | |
allwinner,muxsel = <0x00000004>; | |
allwinner,pull = <0x00000001>; | |
allwinner,drive = <0xffffffff>; | |
allwinner,data = <0xffffffff>; | |
}; | |
spi1@1 { | |
linux,phandle = <0x000000aa>; | |
phandle = <0x000000aa>; | |
allwinner,pins = "PD1", "PD2", "PD3"; | |
allwinner,function = "spi1"; | |
allwinner,pname = "spi1_sclk", "spi1_mosi", "spi1_miso"; | |
allwinner,muxsel = <0x00000004>; | |
allwinner,pull = <0xffffffff>; | |
allwinner,drive = <0xffffffff>; | |
allwinner,data = <0xffffffff>; | |
}; | |
nand0@0 { | |
linux,phandle = <0x000000ab>; | |
phandle = <0x000000ab>; | |
allwinner,pins = "PC0", "PC1", "PC2", "PC5", "PC8", "PC9", "PC10", "PC11", "PC12", "PC13", "PC14", "PC15", "PC16"; | |
allwinner,function = "nand0"; | |
allwinner,pname = "nand0_we", "nand0_ale", "nand0_cle", "nand0_nre", "nand0_d0", "nand0_d1", "nand0_d2", "nand0_d3", "nand0_d4", "nand0_d5", "nand0_d6", "nand0_d7", "nand0_ndqs"; | |
allwinner,muxsel = <0x00000002>; | |
allwinner,pull = <0x00000000>; | |
allwinner,drive = <0x00000001>; | |
allwinner,data = <0xffffffff>; | |
}; | |
nand0@1 { | |
linux,phandle = <0x000000ac>; | |
phandle = <0x000000ac>; | |
allwinner,pins = "PC3", "PC4", "PC6", "PC7", "PC17", "PC18"; | |
allwinner,function = "nand0"; | |
allwinner,pname = "nand0_ce1", "nand0_ce0", "nand0_rb0", "nand0_rb1", "nand0_ce2", "nand0_ce3"; | |
allwinner,muxsel = <0x00000002>; | |
allwinner,pull = <0x00000001>; | |
allwinner,drive = <0x00000001>; | |
allwinner,data = <0xffffffff>; | |
}; | |
pwm0@0 { | |
linux,phandle = <0x000000ad>; | |
phandle = <0x000000ad>; | |
allwinner,pins = "PD22"; | |
allwinner,function = "pwm0"; | |
allwinner,pname = "pwm_positive"; | |
allwinner,muxsel = <0x00000002>; | |
allwinner,pull = <0x00000000>; | |
allwinner,drive = <0xffffffff>; | |
allwinner,data = <0xffffffff>; | |
}; | |
pwm0@1 { | |
linux,phandle = <0x000000ae>; | |
phandle = <0x000000ae>; | |
allwinner,pins = "PD22"; | |
allwinner,function = "pwm0"; | |
allwinner,pname = "pwm_positive"; | |
allwinner,muxsel = <0x00000007>; | |
allwinner,pull = <0x00000000>; | |
allwinner,drive = <0xffffffff>; | |
allwinner,data = <0xffffffff>; | |
}; | |
csi0@0 { | |
linux,phandle = <0x000000b1>; | |
phandle = <0x000000b1>; | |
allwinner,pins = "PE0", "PE2", "PE3", "PE4", "PE5", "PE6", "PE7", "PE8", "PE9", "PE10", "PE11", "PE12", "PE13"; | |
allwinner,function = "csi0"; | |
allwinner,pname = "csi0_pck", "csi0_hsync", "csi0_vsync", "csi0_d0", "csi0_d1", "csi0_d2", "csi0_d3", "csi0_d4", "csi0_d5", "csi0_d6", "csi0_d7", "csi0_sck", "csi0_sda"; | |
allwinner,muxsel = <0x00000002>; | |
allwinner,pull = <0xffffffff>; | |
allwinner,drive = <0xffffffff>; | |
allwinner,data = <0xffffffff>; | |
}; | |
sdc0@0 { | |
linux,phandle = <0x000000b2>; | |
phandle = <0x000000b2>; | |
allwinner,pins = "PF0", "PF1", "PF2", "PF3", "PF4", "PF5"; | |
allwinner,function = "sdc0"; | |
allwinner,pname = "sdc0_d1", "sdc0_d0", "sdc0_clk", "sdc0_cmd", "sdc0_d3", "sdc0_d2"; | |
allwinner,muxsel = <0x00000002>; | |
allwinner,pull = <0x00000001>; | |
allwinner,drive = <0x00000002>; | |
allwinner,data = <0xffffffff>; | |
}; | |
sdc1@0 { | |
linux,phandle = <0x000000b3>; | |
phandle = <0x000000b3>; | |
allwinner,pins = "PG0", "PG1", "PG2", "PG3", "PG4", "PG5"; | |
allwinner,function = "sdc1"; | |
allwinner,pname = "sdc1_clk", "sdc1_cmd", "sdc1_d0", "sdc1_d1", "sdc1_d2", "sdc1_d3"; | |
allwinner,muxsel = <0x00000002>; | |
allwinner,pull = <0x00000001>; | |
allwinner,drive = <0x00000003>; | |
allwinner,data = <0xffffffff>; | |
}; | |
sdc2@0 { | |
linux,phandle = <0x000000b4>; | |
phandle = <0x000000b4>; | |
allwinner,pins = "PC1", "PC5", "PC6", "PC8", "PC9", "PC10", "PC11", "PC12", "PC13", "PC14", "PC15", "PC16"; | |
allwinner,function = "sdc2"; | |
allwinner,pname = "sdc2_ds", "sdc2_clk", "sdc2_cmd", "sdc2_d0", "sdc2_d1", "sdc2_d2", "sdc2_d3", "sdc2_d4", "sdc2_d5", "sdc2_d6", "sdc2_d7", "sdc2_emmc_rst"; | |
allwinner,muxsel = <0x00000003>; | |
allwinner,pull = <0x00000001>; | |
allwinner,drive = <0x00000003>; | |
allwinner,data = <0xffffffff>; | |
}; | |
codec@0 { | |
linux,phandle = <0x000000b5>; | |
phandle = <0x000000b5>; | |
allwinner,pins = "PH7"; | |
allwinner,function = "codec"; | |
allwinner,pname = "gpio-spk"; | |
allwinner,muxsel = <0x00000002>; | |
allwinner,pull = <0x00000001>; | |
allwinner,drive = <0xffffffff>; | |
allwinner,data = <0xffffffff>; | |
}; | |
Vdevice@0 { | |
linux,phandle = <0x000000b9>; | |
phandle = <0x000000b9>; | |
allwinner,pins = "PB1", "PB2"; | |
allwinner,function = "Vdevice"; | |
allwinner,pname = "Vdevice_0", "Vdevice_1"; | |
allwinner,muxsel = <0x00000004>; | |
allwinner,pull = <0x00000001>; | |
allwinner,drive = <0x00000002>; | |
allwinner,data = <0xffffffff>; | |
}; | |
}; | |
pinctrl@0 { | |
compatible = "allwinner,axp-pinctrl"; | |
gpio-controller; | |
#size-cells = <0x00000000>; | |
#gpio-cells = <0x00000006>; | |
device_type = "axp_pio"; | |
linux,phandle = <0x00000031>; | |
phandle = <0x00000031>; | |
}; | |
dma-controller@01c02000 { | |
compatible = "allwinner,sun50i-dma"; | |
reg = <0x00000000 0x01c02000 0x00000000 0x00001000>; | |
interrupts = <0x00000000 0x00000032 0x00000004>; | |
clocks = <0x0000000b>; | |
#dma-cells = <0x00000001>; | |
}; | |
mbus-controller@01c62000 { | |
compatible = "allwinner,sun50i-mbus"; | |
reg = <0x00000000 0x01c62000 0x00000000 0x00000110>; | |
#mbus-cells = <0x00000001>; | |
}; | |
arisc { | |
compatible = "allwinner,sunxi-arisc"; | |
#address-cells = <0x00000002>; | |
#size-cells = <0x00000002>; | |
clocks = <0x0000000c 0x0000000d 0x00000006 0x00000004>; | |
clock-names = "losc", "iosc", "hosc", "pll_periph0"; | |
powchk_used = <0x00000000>; | |
power_reg = <0x02309621>; | |
system_power = <0x00000032>; | |
}; | |
arisc_space { | |
compatible = "allwinner,arisc_space"; | |
space1 = <0x00040000 0x00000000 0x00014000>; | |
space2 = <0x40100000 0x00018000 0x00004000>; | |
space3 = <0x40104000 0x00000000 0x00001000>; | |
space4 = <0x40105000 0x00000000 0x00001000>; | |
}; | |
standby_space { | |
compatible = "allwinner,standby_space"; | |
space1 = <0x41020000 0x00000000 0x00000800>; | |
}; | |
msgbox@1c17000 { | |
compatible = "allwinner,msgbox"; | |
clocks = <0x0000000e>; | |
clock-names = "clk_msgbox"; | |
reg = <0x00000000 0x01c17000 0x00000000 0x00001000>; | |
interrupts = <0x00000000 0x00000031 0x00000001>; | |
status = "okay"; | |
}; | |
hwspinlock@1c18000 { | |
compatible = "allwinner,sunxi-hwspinlock"; | |
clocks = <0x0000000f 0x00000010>; | |
clock-names = "clk_hwspinlock_rst", "clk_hwspinlock_bus"; | |
reg = <0x00000000 0x01c18000 0x00000000 0x00001000>; | |
status = "okay"; | |
num-locks = <0x00000008>; | |
}; | |
s_cir@1f02000 { | |
compatible = "allwinner,s_cir"; | |
reg = <0x00000000 0x01f02000 0x00000000 0x00000400>; | |
interrupts = <0x00000000 0x00000025 0x00000004>; | |
pinctrl-names = "default"; | |
pinctrl-0 = <0x00000011>; | |
clocks = <0x00000006 0x00000012>; | |
supply = "vcc-pl"; | |
ir_power_key_code = <0x0000004d>; | |
ir_addr_code = <0x00004040>; | |
status = "okay"; | |
device_type = "s_cir0"; | |
}; | |
s_uart@1f02800 { | |
compatible = "allwinner,s_uart"; | |
reg = <0x00000000 0x01f02800 0x00000000 0x00000400>; | |
interrupts = <0x00000000 0x00000026 0x00000004>; | |
pinctrl-names = "default"; | |
status = "okay"; | |
device_type = "s_uart0"; | |
pinctrl-0 = <0x000000b6>; | |
}; | |
s_rsb@1f03400 { | |
compatible = "allwinner,s_rsb"; | |
reg = <0x00000000 0x01f03400 0x00000000 0x00000400>; | |
interrupts = <0x00000000 0x00000027 0x00000004>; | |
pinctrl-names = "default"; | |
status = "okay"; | |
device_type = "s_rsb0"; | |
pinctrl-0 = <0x000000b7>; | |
}; | |
s_jtag0 { | |
compatible = "allwinner,s_jtag"; | |
pinctrl-names = "default"; | |
status = "disabled"; | |
device_type = "s_jtag0"; | |
pinctrl-0 = <0x000000b8>; | |
}; | |
timer@1c20c00 { | |
compatible = "allwinner,sunxi-timer"; | |
device_type = "timer"; | |
reg = <0x00000000 0x01c20c00 0x00000000 0x00000090>; | |
interrupts = <0x00000000 0x00000012 0x00000001>; | |
clock-frequency = <0x016e3600>; | |
timer-prescale = <0x00000010>; | |
}; | |
rtc@01f00000 { | |
compatible = "allwinner,sun50i-rtc"; | |
device_type = "rtc"; | |
reg = <0x00000000 0x01f00000 0x00000000 0x00000218>; | |
interrupts = <0x00000000 0x00000028 0x00000004>; | |
gpr_offset = <0x00000100>; | |
gpr_len = <0x00000004>; | |
}; | |
ve@01c0e000 { | |
compatible = "allwinner,sunxi-cedar-ve"; | |
reg = <0x00000000 0x01c0e000 0x00000000 0x00001000 0x00000000 0x01c00000 0x00000000 0x00000010 0x00000000 0x01c20000 0x00000000 0x00000800>; | |
interrupts = <0x00000000 0x0000003a 0x00000004>; | |
clocks = <0x00000016 0x00000017>; | |
}; | |
uart@01c28000 { | |
compatible = "allwinner,sun50i-uart"; | |
device_type = "uart0"; | |
reg = <0x00000000 0x01c28000 0x00000000 0x00000400>; | |
interrupts = <0x00000000 0x00000000 0x00000004>; | |
clocks = <0x00000018>; | |
pinctrl-names = "default", "sleep"; | |
pinctrl-1 = <0x0000001a>; | |
uart0_port = <0x00000000>; | |
uart0_type = <0x00000002>; | |
status = "okay"; | |
pinctrl-0 = <0x000000a2>; | |
}; | |
uart@01c28400 { | |
compatible = "allwinner,sun50i-uart"; | |
device_type = "uart1"; | |
reg = <0x00000000 0x01c28400 0x00000000 0x00000400>; | |
interrupts = <0x00000000 0x00000001 0x00000004>; | |
clocks = <0x0000001b>; | |
pinctrl-names = "default", "sleep"; | |
pinctrl-1 = <0x0000001d>; | |
uart1_port = <0x00000001>; | |
uart1_type = <0x00000004>; | |
status = "okay"; | |
pinctrl-0 = <0x000000a3>; | |
}; | |
uart@01c28800 { | |
compatible = "allwinner,sun50i-uart"; | |
device_type = "uart2"; | |
reg = <0x00000000 0x01c28800 0x00000000 0x00000400>; | |
interrupts = <0x00000000 0x00000002 0x00000004>; | |
clocks = <0x0000001e>; | |
pinctrl-names = "default", "sleep"; | |
pinctrl-1 = <0x00000020>; | |
uart2_port = <0x00000002>; | |
uart2_type = <0x00000004>; | |
status = "okay"; | |
pinctrl-0 = <0x000000a4>; | |
}; | |
uart@01c28c00 { | |
compatible = "allwinner,sun50i-uart"; | |
device_type = "uart3"; | |
reg = <0x00000000 0x01c28c00 0x00000000 0x00000400>; | |
interrupts = <0x00000000 0x00000003 0x00000004>; | |
clocks = <0x00000021>; | |
pinctrl-names = "default", "sleep"; | |
pinctrl-1 = <0x00000023>; | |
uart3_port = <0x00000003>; | |
uart3_type = <0x00000004>; | |
status = "okay"; | |
pinctrl-0 = <0x000000a5>; | |
}; | |
uart@01c29000 { | |
compatible = "allwinner,sun50i-uart"; | |
device_type = "uart4"; | |
reg = <0x00000000 0x01c29000 0x00000000 0x00000400>; | |
interrupts = <0x00000000 0x00000004 0x00000004>; | |
clocks = <0x00000024>; | |
pinctrl-names = "default", "sleep"; | |
pinctrl-1 = <0x00000026>; | |
uart4_port = <0x00000004>; | |
uart4_type = <0x00000004>; | |
status = "okay"; | |
pinctrl-0 = <0x000000a6>; | |
}; | |
twi@0x01c2ac00 { | |
#address-cells = <0x00000001>; | |
#size-cells = <0x00000000>; | |
compatible = "allwinner,sun50i-twi"; | |
device_type = "twi0"; | |
reg = <0x00000000 0x01c2ac00 0x00000000 0x00000400>; | |
interrupts = <0x00000000 0x00000006 0x00000004>; | |
clocks = <0x00000027>; | |
clock-frequency = <0x00061a80>; | |
pinctrl-names = "default", "sleep"; | |
pinctrl-1 = <0x00000029>; | |
status = "okay"; | |
pinctrl-0 = <0x0000009f>; | |
}; | |
twi@0x01c2b000 { | |
#address-cells = <0x00000001>; | |
#size-cells = <0x00000000>; | |
compatible = "allwinner,sun50i-twi"; | |
device_type = "twi1"; | |
reg = <0x00000000 0x01c2b000 0x00000000 0x00000400>; | |
interrupts = <0x00000000 0x00000007 0x00000004>; | |
clocks = <0x0000002a>; | |
clock-frequency = <0x00030d40>; | |
pinctrl-names = "default", "sleep"; | |
pinctrl-1 = <0x0000002c>; | |
status = "okay"; | |
pinctrl-0 = <0x000000a0>; | |
}; | |
twi@0x01c2b400 { | |
#address-cells = <0x00000001>; | |
#size-cells = <0x00000000>; | |
compatible = "allwinner,sun50i-twi"; | |
device_type = "twi2"; | |
reg = <0x00000000 0x01c2b400 0x00000000 0x00000400>; | |
interrupts = <0x00000000 0x00000008 0x00000004>; | |
clocks = <0x0000002d>; | |
clock-frequency = <0x00030d40>; | |
pinctrl-names = "default", "sleep"; | |
pinctrl-1 = <0x0000002f>; | |
status = "disabled"; | |
pinctrl-0 = <0x000000a1>; | |
}; | |
usbc0@0 { | |
device_type = "usbc0"; | |
compatible = "allwinner,sunxi-otg-manager"; | |
usb_port_type = <0x00000001>; | |
usb_detect_type = <0x00000000>; | |
usb_host_init_state = <0x00000001>; | |
usb_regulator_io = "nocare"; | |
usb_wakeup_suspend = <0x00000001>; | |
usb_luns = <0x00000003>; | |
usb_serial_unique = <0x00000001>; | |
usb_serial_number = "20080411"; | |
rndis_wceis = <0x00000001>; | |
status = "okay"; | |
usb_id_gpio; | |
usb_det_vbus_gpio; | |
usb_drv_vbus_gpio; | |
}; | |
udc-controller@0x01c19000 { | |
compatible = "allwinner,sunxi-udc"; | |
reg = <0x00000000 0x01c19000 0x00000000 0x00001000 0x00000000 0x01c00000 0x00000000 0x00000100>; | |
interrupts = <0x00000000 0x00000047 0x00000004>; | |
clocks = <0x00000032 0x00000033>; | |
status = "okay"; | |
}; | |
ehci0-controller@0x01c1a000 { | |
compatible = "allwinner,sunxi-ehci0"; | |
reg = <0x00000000 0x01c1a000 0x00000000 0x00000fff 0x00000000 0x01c00000 0x00000000 0x00000100 0x00000000 0x01c19000 0x00000000 0x00001000>; | |
interrupts = <0x00000000 0x00000048 0x00000004>; | |
clocks = <0x00000032 0x00000034>; | |
hci_ctrl_no = <0x00000000>; | |
status = "okay"; | |
}; | |
ohci0-controller@0x01c1a400 { | |
compatible = "allwinner,sunxi-ohci0"; | |
reg = <0x00000000 0x01c1a000 0x00000000 0x00000fff 0x00000000 0x01c00000 0x00000000 0x00000100 0x00000000 0x01c19000 0x00000000 0x00001000>; | |
interrupts = <0x00000000 0x00000049 0x00000004>; | |
clocks = <0x00000032 0x00000035>; | |
hci_ctrl_no = <0x00000000>; | |
status = "okay"; | |
}; | |
usbc1@0 { | |
device_type = "usbc1"; | |
usb_host_init_state = <0x00000001>; | |
usb_regulator_io = "nocare"; | |
usb_wakeup_suspend = <0x00000001>; | |
usb_hsic_used = <0x00000000>; | |
usb_hsic_regulator_io = "vcc-hsic-12"; | |
usb_hsic_ctrl = <0x00000000>; | |
usb_hsic_usb3503_flag = <0x00000000>; | |
status = "okay"; | |
usb_port_type = <0x00000001>; | |
usb_detect_type = <0x00000000>; | |
usb_drv_vbus_gpio; | |
usb_hsic_rdy_gpio; | |
usb_hsic_hub_connect_gpio; | |
usb_hsic_int_n_gpio; | |
usb_hsic_reset_n_gpio; | |
}; | |
ehci1-controller@0x01c1b000 { | |
compatible = "allwinner,sunxi-ehci1"; | |
reg = <0x00000000 0x01c1b000 0x00000000 0x00000fff 0x00000000 0x01c00000 0x00000000 0x00000100 0x00000000 0x01c19000 0x00000000 0x00001000>; | |
interrupts = <0x00000000 0x0000004a 0x00000004>; | |
clocks = <0x00000036 0x00000037 0x00000038 0x00000039 0x0000003a>; | |
hci_ctrl_no = <0x00000001>; | |
status = "okay"; | |
}; | |
ohci1-controller@0x01c1b400 { | |
compatible = "allwinner,sunxi-ohci1"; | |
reg = <0x00000000 0x01c1b000 0x00000000 0x00000fff 0x00000000 0x01c00000 0x00000000 0x00000100 0x00000000 0x01c19000 0x00000000 0x00001000>; | |
interrupts = <0x00000000 0x0000004b 0x00000004>; | |
clocks = <0x00000036 0x0000003b>; | |
hci_ctrl_no = <0x00000001>; | |
status = "okay"; | |
}; | |
codec@0x01c22c00 { | |
compatible = "allwinner,sunxi-internal-codec"; | |
reg = <0x00000000 0x01c22c00 0x00000000 0x00000478 0x00000000 0x01f015c0 0x00000000 0x00000000>; | |
clocks = <0x0000003c>; | |
pinctrl-names = "aif2-default", "aif3-default", "aif2-sleep", "aif3-sleep"; | |
pinctrl-1 = <0x0000003e>; | |
pinctrl-2 = <0x0000003f>; | |
pinctrl-3 = <0x00000040>; | |
gpio-spk = <0x00000030 0x00000007 0x00000007 0x00000001 0x00000001 0x00000001 0x00000001>; | |
headphonevol = <0x0000003b>; | |
spkervol = <0x0000001a>; | |
earpiecevol = <0x0000001e>; | |
maingain = <0x00000004>; | |
headsetmicgain = <0x00000004>; | |
adcagc_cfg = <0x00000000>; | |
adcdrc_cfg = <0x00000000>; | |
adchpf_cfg = <0x00000000>; | |
dacdrc_cfg = <0x00000000>; | |
dachpf_cfg = <0x00000000>; | |
aif1_lrlk_div = <0x00000040>; | |
aif2_lrlk_div = <0x00000040>; | |
aif2config = <0x00000000>; | |
aif3config = <0x00000000>; | |
pa_sleep_time = <0x0000015e>; | |
dac_digital_vol = <0x0000a0a0>; | |
status = "okay"; | |
linux,phandle = <0x0000004d>; | |
phandle = <0x0000004d>; | |
device_type = "codec"; | |
pinctrl-0 = <0x000000b5>; | |
}; | |
i2s0-controller@0x01c22c00 { | |
compatible = "allwinner,sunxi-internal-i2s"; | |
reg = <0x00000000 0x01c22c00 0x00000000 0x00000478>; | |
clocks = <0x00000002 0x00000041>; | |
status = "okay"; | |
linux,phandle = <0x0000004c>; | |
phandle = <0x0000004c>; | |
device_type = "i2s"; | |
}; | |
daudio@0x01c22000 { | |
compatible = "allwinner,sunxi-daudio"; | |
reg = <0x00000000 0x01c22000 0x00000000 0x00000058>; | |
clocks = <0x00000002 0x00000042>; | |
pinctrl-names = "default", "sleep"; | |
pinctrl-0 = <0x00000043>; | |
pinctrl-1 = <0x00000044>; | |
pcm_lrck_period = <0x00000020>; | |
pcm_lrckr_period = <0x00000001>; | |
slot_width_select = <0x00000020>; | |
pcm_lsb_first = <0x00000000>; | |
tx_data_mode = <0x00000000>; | |
rx_data_mode = <0x00000000>; | |
daudio_master = <0x00000004>; | |
audio_format = <0x00000001>; | |
signal_inversion = <0x00000001>; | |
frametype = <0x00000000>; | |
tdm_config = <0x00000001>; | |
tdm_num = <0x00000000>; | |
status = "disabled"; | |
linux,phandle = <0x0000004e>; | |
phandle = <0x0000004e>; | |
device_type = "daudio0"; | |
}; | |
daudio@0x01c22400 { | |
compatible = "allwinner,sunxi-daudio"; | |
reg = <0x00000000 0x01c22400 0x00000000 0x00000058>; | |
pinctrl-names = "default", "sleep"; | |
pinctrl-0 = <0x00000045>; | |
pinctrl-1 = <0x00000046>; | |
clocks = <0x00000002 0x00000047>; | |
pcm_lrck_period = <0x00000020>; | |
pcm_lrckr_period = <0x00000001>; | |
slot_width_select = <0x00000020>; | |
pcm_lsb_first = <0x00000000>; | |
tx_data_mode = <0x00000000>; | |
rx_data_mode = <0x00000000>; | |
daudio_master = <0x00000004>; | |
audio_format = <0x00000001>; | |
signal_inversion = <0x00000001>; | |
frametype = <0x00000000>; | |
tdm_config = <0x00000001>; | |
tdm_num = <0x00000001>; | |
status = "disabled"; | |
linux,phandle = <0x0000004f>; | |
phandle = <0x0000004f>; | |
device_type = "daudio1"; | |
}; | |
daudio@0x01c22800 { | |
compatible = "allwinner,sunxi-tdmhdmi"; | |
reg = <0x00000000 0x01c22800 0x00000000 0x00000058>; | |
clocks = <0x00000002 0x00000048>; | |
status = "okay"; | |
linux,phandle = <0x00000050>; | |
phandle = <0x00000050>; | |
device_type = "daudio2"; | |
}; | |
spdif-controller@0x01c21000 { | |
compatible = "allwinner,sunxi-spdif"; | |
reg = <0x00000000 0x01c21000 0x00000000 0x00000038>; | |
clocks = <0x00000002 0x00000049>; | |
pinctrl-names = "default", "sleep"; | |
pinctrl-0 = <0x0000004a>; | |
pinctrl-1 = <0x0000004b>; | |
status = "disabled"; | |
linux,phandle = <0x00000051>; | |
phandle = <0x00000051>; | |
device_type = "spdif"; | |
}; | |
sound@0 { | |
compatible = "allwinner,sunxi-codec-machine"; | |
interrupts = <0x00000000 0x0000001c 0x00000004>; | |
sunxi,i2s-controller = <0x0000004c>; | |
sunxi,audio-codec = <0x0000004d>; | |
aif2fmt = <0x00000003>; | |
aif3fmt = <0x00000003>; | |
aif2master = <0x00000001>; | |
hp_detect_case = <0x00000001>; | |
status = "okay"; | |
device_type = "sndcodec"; | |
}; | |
sound@1 { | |
compatible = "allwinner,sunxi-daudio0-machine"; | |
sunxi,daudio0-controller = <0x0000004e>; | |
status = "disabled"; | |
device_type = "snddaudio0"; | |
}; | |
sound@2 { | |
compatible = "allwinner,sunxi-daudio1-machine"; | |
sunxi,daudio1-controller = <0x0000004f>; | |
status = "disabled"; | |
device_type = "snddaudio1"; | |
}; | |
sound@3 { | |
compatible = "allwinner,sunxi-hdmi-machine"; | |
sunxi,hdmi-controller = <0x00000050>; | |
status = "okay"; | |
device_type = "sndhdmi"; | |
}; | |
sound@4 { | |
compatible = "allwinner,sunxi-spdif-machine"; | |
sunxi,spdif-controller = <0x00000051>; | |
status = "disabled"; | |
device_type = "sndspdif"; | |
}; | |
spi@01c68000 { | |
#address-cells = <0x00000001>; | |
#size-cells = <0x00000000>; | |
compatible = "allwinner,sun50i-spi"; | |
device_type = "spi0"; | |
reg = <0x00000000 0x01c68000 0x00000000 0x00001000>; | |
interrupts = <0x00000000 0x00000041 0x00000004>; | |
clocks = <0x00000004 0x00000052>; | |
clock-frequency = <0x05f5e100>; | |
pinctrl-names = "default", "sleep"; | |
pinctrl-1 = <0x00000055>; | |
spi0_cs_number = <0x00000001>; | |
spi0_cs_bitmap = <0x00000001>; | |
status = "disabled"; | |
pinctrl-0 = <0x000000a7 0x000000a8>; | |
}; | |
spi@01c69000 { | |
#address-cells = <0x00000001>; | |
#size-cells = <0x00000000>; | |
compatible = "allwinner,sun50i-spi"; | |
device_type = "spi1"; | |
reg = <0x00000000 0x01c69000 0x00000000 0x00001000>; | |
interrupts = <0x00000000 0x00000042 0x00000004>; | |
clocks = <0x00000004 0x00000056>; | |
clock-frequency = <0x05f5e100>; | |
pinctrl-names = "default", "sleep"; | |
pinctrl-1 = <0x00000059>; | |
spi1_cs_number = <0x00000001>; | |
spi1_cs_bitmap = <0x00000001>; | |
status = "disabled"; | |
pinctrl-0 = <0x000000a9 0x000000aa>; | |
}; | |
sdmmc@01C11000 { | |
compatible = "allwinner,sun50i-sdmmc2"; | |
device_type = "sdc2"; | |
reg = <0x00000000 0x01c11000 0x00000000 0x00001000>; | |
interrupts = <0x00000000 0x0000003e 0x00000104>; | |
clocks = <0x00000006 0x0000005a 0x0000005b 0x0000005c 0x0000005d>; | |
clock-names = "osc24m", "pll_periph", "mmc", "ahb", "rst"; | |
pinctrl-names = "default", "sleep"; | |
pinctrl-1 = <0x0000005f>; | |
bus-width = <0x00000008>; | |
max-frequency = <0x05f5e100>; | |
sdc_tm4_sm0_freq0 = <0x00000000>; | |
sdc_tm4_sm0_freq1 = <0x00000000>; | |
sdc_tm4_sm1_freq0 = <0x00000000>; | |
sdc_tm4_sm1_freq1 = <0x00000000>; | |
sdc_tm4_sm2_freq0 = <0x00000000>; | |
sdc_tm4_sm2_freq1 = <0x00000000>; | |
sdc_tm4_sm3_freq0 = <0x05000000>; | |
sdc_tm4_sm3_freq1 = <0x00000405>; | |
sdc_tm4_sm4_freq0 = <0x00050000>; | |
sdc_tm4_sm4_freq1 = <0x00000408>; | |
/* status = "disabled"; */ | |
status = "okay"; | |
non-removable; | |
pinctrl-0 = <0x000000b4>; | |
cd-gpios; | |
sunxi-power-save-mode; | |
sunxi-dis-signal-vol-sw; | |
mmc-ddr-1_8v; | |
mmc-hs200-1_8v; | |
mmc-hs400-1_8v; | |
vmmc = "vcc-emmc"; | |
vqmmc = "vcc-emmcvq18"; | |
/* vqmmc = "vcc-emmcvq33"; */ | |
vdmmc = "none"; | |
}; | |
sdmmc@01c0f000 { | |
compatible = "allwinner,sun50i-sdmmc0"; | |
device_type = "sdc0"; | |
reg = <0x00000000 0x01c0f000 0x00000000 0x00001000>; | |
interrupts = <0x00000000 0x0000003c 0x00000104>; | |
clocks = <0x00000006 0x0000005a 0x00000060 0x00000061 0x00000062>; | |
clock-names = "osc24m", "pll_periph", "mmc", "ahb", "rst"; | |
pinctrl-names = "default", "sleep"; | |
pinctrl-1 = <0x00000064>; | |
max-frequency = <0x02faf080>; | |
bus-width = <0x00000004>; | |
broken-cd; | |
status = "okay"; | |
pinctrl-0 = <0x000000b2>; | |
cd-gpios = <0x00000030 0x00000005 0x00000006 0x00000000 0x00000001 0x00000002 0xffffffff>; | |
sunxi-power-save-mode; | |
vmmc = "none"; | |
vqmmc = "none"; | |
vdmmc = "vcc-sdc"; | |
}; | |
sdmmc@1C10000 { | |
compatible = "allwinner,sun50i-sdmmc1"; | |
device_type = "sdc1"; | |
reg = <0x00000000 0x01c10000 0x00000000 0x00001000>; | |
interrupts = <0x00000000 0x0000003d 0x00000104>; | |
clocks = <0x00000006 0x0000005a 0x00000065 0x00000066 0x00000067>; | |
clock-names = "osc24m", "pll_periph", "mmc", "ahb", "rst"; | |
pinctrl-names = "default", "sleep"; | |
pinctrl-1 = <0x00000069>; | |
max-frequency = <0x08f0d180>; | |
bus-width = <0x00000004>; | |
sunxi-dly-52M-ddr4 = <0x00000001 0x00000000 0x00000000 0x00000000 0x00000002>; | |
sunxi-dly-104M = <0x00000001 0x00000000 0x00000000 0x00000000 0x00000001>; | |
sunxi-dly-208M = <0x00000001 0x00000000 0x00000000 0x00000000 0x00000001>; | |
status = "okay"; | |
pinctrl-0 = <0x000000b3>; | |
sd-uhs-sdr50; | |
sd-uhs-ddr50; | |
sd-uhs-sdr104; | |
cap-sdio-irq; | |
keep-power-in-suspend; | |
ignore-pm-notify; | |
}; | |
disp@01000000 { | |
compatible = "allwinner,sun50i-disp"; | |
reg = <0x00000000 0x01000000 0x00000000 0x00300000 0x00000000 0x01c0c000 0x00000000 0x000017fc 0x00000000 0x01ca0000 0x00000000 0x000010fc>; | |
interrupts = <0x00000000 0x00000056 0x00000104 0x00000000 0x00000057 0x00000104 0x00000000 0x00000059 0x00000104>; | |
clocks = <0x0000006a 0x0000006b 0x0000006c 0x0000006d 0x0000006e>; | |
status = "okay"; | |
device_type = "disp"; | |
disp_init_enable = <0x00000001>; | |
disp_mode = <0x00000000>; | |
screen0_output_type = <0x00000003>; | |
screen0_output_mode = <0x0000000a>; | |
screen1_output_type = <0x00000003>; | |
screen1_output_mode = <0x0000000a>; | |
fb0_format = <0x00000000>; | |
fb0_width = <0x00000000>; | |
fb0_height = <0x00000000>; | |
fb1_format = <0x00000000>; | |
fb1_width = <0x00000000>; | |
fb1_height = <0x00000000>; | |
}; | |
lcd0@01c0c000 { | |
compatible = "allwinner,sunxi-lcd0"; | |
pinctrl-names = "active", "sleep"; | |
status = "okay"; | |
device_type = "lcd0"; | |
lcd_used = <0x00000000>; | |
lcd_driver_name = "mb709_mipi"; | |
lcd_backlight = <0x00000032>; | |
lcd_if = <0x00000004>; | |
lcd_x = <0x00000400>; | |
lcd_y = <0x00000258>; | |
lcd_width = <0x00000000>; | |
lcd_height = <0x00000000>; | |
lcd_dclk_freq = <0x00000037>; | |
lcd_pwm_used = <0x00000001>; | |
lcd_pwm_ch = <0x00000010>; | |
lcd_pwm_freq = <0x0000c350>; | |
lcd_pwm_pol = <0x00000001>; | |
lcd_pwm_max_limit = <0x000000fa>; | |
lcd_hbp = <0x00000078>; | |
lcd_ht = <0x00000604>; | |
lcd_hspw = <0x00000014>; | |
lcd_vbp = <0x00000017>; | |
lcd_vt = <0x0000027b>; | |
lcd_vspw = <0x00000002>; | |
lcd_dsi_if = <0x00000002>; | |
lcd_dsi_lane = <0x00000004>; | |
lcd_dsi_format = <0x00000000>; | |
lcd_dsi_eotp = <0x00000000>; | |
lcd_dsi_vc = <0x00000000>; | |
lcd_dsi_te = <0x00000000>; | |
lcd_frm = <0x00000000>; | |
lcd_gamma_en = <0x00000000>; | |
lcd_bright_curve_en = <0x00000000>; | |
lcd_cmap_en = <0x00000000>; | |
lcd_bl_en = <0x00000030 0x00000007 0x0000000a 0x00000001 0x00000000 0xffffffff 0x00000001>; | |
lcd_bl_en_power = "none"; | |
lcd_power = "vcc-mipi"; | |
lcd_fix_power = "vcc-dsi-33"; | |
lcd_gpio_0 = <0x00000030 0x00000003 0x00000018 0x00000001 0x00000000 0xffffffff 0x00000001>; | |
}; | |
hdmi@01ee0000 { | |
compatible = "allwinner,sunxi-hdmi"; | |
reg = <0x00000000 0x01ee0000 0x00000000 0x00020000>; | |
clocks = <0x0000006f 0x00000070>; | |
device_type = "hdmi"; | |
status = "okay"; | |
hdmi_power = "vcc-hdmi-33"; | |
hdmi_hdcp_enable = <0x00000000>; | |
hdmi_cts_compatibility = <0x00000000>; | |
}; | |
tr@01000000 { | |
compatible = "allwinner,sun50i-tr"; | |
reg = <0x00000000 0x01000000 0x00000000 0x000200bc>; | |
interrupts = <0x00000000 0x00000060 0x00000104>; | |
clocks = <0x0000006a>; | |
status = "okay"; | |
}; | |
pwm@01c21400 { | |
compatible = "allwinner,sunxi-pwm"; | |
reg = <0x00000000 0x01c21400 0x00000000 0x0000003c>; | |
pwm-number = <0x00000001>; | |
pwm-base = <0x00000000>; | |
pwms = <0x00000071>; | |
}; | |
pwm0@01c21400 { | |
compatible = "allwinner,sunxi-pwm0"; | |
pinctrl-names = "active", "sleep"; | |
reg_base = <0x01c21400>; | |
reg_busy_offset = <0x00000000>; | |
reg_busy_shift = <0x0000001c>; | |
reg_enable_offset = <0x00000000>; | |
reg_enable_shift = <0x00000004>; | |
reg_clk_gating_offset = <0x00000000>; | |
reg_clk_gating_shift = <0x00000006>; | |
reg_bypass_offset = <0x00000000>; | |
reg_bypass_shift = <0x00000009>; | |
reg_pulse_start_offset = <0x00000000>; | |
reg_pulse_start_shift = <0x00000008>; | |
reg_mode_offset = <0x00000000>; | |
reg_mode_shift = <0x00000007>; | |
reg_polarity_offset = <0x00000000>; | |
reg_polarity_shift = <0x00000005>; | |
reg_period_offset = <0x00000004>; | |
reg_period_shift = <0x00000010>; | |
reg_period_width = <0x00000010>; | |
reg_active_offset = <0x00000004>; | |
reg_active_shift = <0x00000000>; | |
reg_active_width = <0x00000010>; | |
reg_prescal_offset = <0x00000000>; | |
reg_prescal_shift = <0x00000000>; | |
reg_prescal_width = <0x00000004>; | |
linux,phandle = <0x00000071>; | |
phandle = <0x00000071>; | |
device_type = "pwm0"; | |
pwm_used = <0x00000000>; | |
pinctrl-0 = <0x000000ad>; | |
pinctrl-1 = <0x000000ae>; | |
}; | |
s_pwm@1f03800 { | |
compatible = "allwinner,sunxi-s_pwm"; | |
reg = <0x00000000 0x01f03800 0x00000000 0x0000003c>; | |
pwm-number = <0x00000001>; | |
pwm-base = <0x00000010>; | |
pwms = <0x00000072>; | |
}; | |
spwm0@0x01f03800 { | |
compatible = "allwinner,sunxi-pwm16"; | |
pinctrl-names = "active", "sleep"; | |
reg_base = <0x01f03800>; | |
reg_busy_offset = <0x00000000>; | |
reg_busy_shift = <0x0000001c>; | |
reg_enable_offset = <0x00000000>; | |
reg_enable_shift = <0x00000004>; | |
reg_clk_gating_offset = <0x00000000>; | |
reg_clk_gating_shift = <0x00000006>; | |
reg_bypass_offset = <0x00000000>; | |
reg_bypass_shift = <0x00000009>; | |
reg_pulse_start_offset = <0x00000000>; | |
reg_pulse_start_shift = <0x00000008>; | |
reg_mode_offset = <0x00000000>; | |
reg_mode_shift = <0x00000007>; | |
reg_polarity_offset = <0x00000000>; | |
reg_polarity_shift = <0x00000005>; | |
reg_period_offset = <0x00000004>; | |
reg_period_shift = <0x00000010>; | |
reg_period_width = <0x00000010>; | |
reg_active_offset = <0x00000004>; | |
reg_active_shift = <0x00000000>; | |
reg_active_width = <0x00000010>; | |
reg_prescal_offset = <0x00000000>; | |
reg_prescal_shift = <0x00000000>; | |
reg_prescal_width = <0x00000004>; | |
linux,phandle = <0x00000072>; | |
phandle = <0x00000072>; | |
device_type = "spwm0"; | |
s_pwm_used = <0x00000001>; | |
pinctrl-0 = <0x000000af>; | |
pinctrl-1 = <0x000000b0>; | |
}; | |
boot_disp { | |
compatible = "allwinner,boot_disp"; | |
device_type = "boot_disp"; | |
output_disp = <0x00000000>; | |
output_type = <0x00000003>; | |
output_mode = <0x0000000a>; | |
}; | |
cci@0x01cb3000 { | |
compatible = "allwinner,sunxi-csi_cci"; | |
reg = <0x00000000 0x01cb3000 0x00000000 0x00001000>; | |
interrupts = <0x00000000 0x00000055 0x00000004>; | |
status = "okay"; | |
}; | |
csi_res@0x01cb0000 { | |
compatible = "allwinner,sunxi-csi"; | |
reg = <0x00000000 0x01cb0000 0x00000000 0x00001000>; | |
status = "okay"; | |
}; | |
vfe@0 { | |
device_type = "csi0"; | |
compatible = "allwinner,sunxi-vfe"; | |
interrupts = <0x00000000 0x00000054 0x00000004>; | |
clocks = <0x00000073 0x00000074 0x00000075 0x00000004 0x00000006 0x00000005>; | |
pinctrl-names = "default", "sleep"; | |
pinctrl-1 = <0x00000077>; | |
csi0_sensor_list = <0x00000000>; | |
status = "okay"; | |
pinctrl-0 = <0x000000b1>; | |
csi0_mck = <0x00000030 0x00000004 0x00000001 0x00000000 0x00000000 0x00000001 0x00000000>; | |
dev@0 { | |
csi0_dev0_mname = "ov5640"; | |
csi0_dev0_twi_addr = <0x00000078>; | |
csi0_dev0_pos = "rear"; | |
csi0_dev0_isp_used = <0x00000001>; | |
csi0_dev0_fmt = <0x00000000>; | |
csi0_dev0_stby_mode = <0x00000001>; | |
csi0_dev0_vflip = <0x00000000>; | |
csi0_dev0_hflip = <0x00000000>; | |
csi0_dev0_iovdd = "iovdd-csi"; | |
csi0_dev0_iovdd_vol = <0x001b7740>; | |
csi0_dev0_avdd = "avdd-csi"; | |
csi0_dev0_avdd_vol = <0x002ab980>; | |
csi0_dev0_dvdd = "dvdd-csi-18"; | |
csi0_dev0_dvdd_vol = <0x0016e360>; | |
csi0_dev0_flash_used = <0x00000000>; | |
csi0_dev0_flash_type = <0x00000002>; | |
csi0_dev0_flvdd = "vdd-csi-led"; | |
csi0_dev0_flvdd_vol = <0x00325aa0>; | |
csi0_dev0_act_used = <0x00000000>; | |
csi0_dev0_act_name = "ad5820_act"; | |
csi0_dev0_act_slave = <0x00000018>; | |
status = "ok"; | |
device_type = "csi0_dev0"; | |
csi0_dev0_afvdd; | |
csi0_dev0_afvdd_vol; | |
csi0_dev0_power_en; | |
csi0_dev0_reset = <0x00000030 0x00000004 0x00000010 0x00000000 0x00000000 0x00000001 0x00000000>; | |
csi0_dev0_pwdn = <0x00000030 0x00000004 0x00000011 0x00000000 0x00000000 0x00000001 0x00000000>; | |
csi0_dev0_flash_en; | |
csi0_dev0_flash_mode; | |
csi0_dev0_af_pwdn; | |
}; | |
dev@1 { | |
csi0_dev1_mname = "gc2145"; | |
csi0_dev1_twi_addr = <0x00000078>; | |
csi0_dev1_pos = "front"; | |
csi0_dev1_isp_used = <0x00000001>; | |
csi0_dev1_fmt = <0x00000000>; | |
csi0_dev1_stby_mode = <0x00000001>; | |
csi0_dev1_vflip = <0x00000000>; | |
csi0_dev1_hflip = <0x00000000>; | |
csi0_dev1_iovdd = "iovdd-csi"; | |
csi0_dev1_iovdd_vol = <0x002ab980>; | |
csi0_dev1_avdd = "avdd-csi"; | |
csi0_dev1_avdd_vol = <0x002ab980>; | |
csi0_dev1_dvdd = "dvdd-csi-18"; | |
csi0_dev1_dvdd_vol = <0x001b7740>; | |
csi0_dev1_flash_used = <0x00000000>; | |
csi0_dev1_flash_type = <0x00000002>; | |
csi0_dev1_flvdd = "vdd-csi-led"; | |
csi0_dev1_flvdd_vol = <0x00325aa0>; | |
csi0_dev1_act_used = <0x00000000>; | |
csi0_dev1_act_name = "ad5820_act"; | |
csi0_dev1_act_slave = <0x00000018>; | |
status = "disabled"; | |
device_type = "csi0_dev1"; | |
csi0_dev1_afvdd; | |
csi0_dev1_afvdd_vol; | |
csi0_dev1_power_en; | |
csi0_dev1_reset = <0x00000030 0x00000004 0x00000010 0x00000000 0x00000000 0x00000001 0x00000000>; | |
csi0_dev1_pwdn = <0x00000030 0x00000004 0x00000011 0x00000000 0x00000000 0x00000001 0x00000000>; | |
csi0_dev1_flash_en; | |
csi0_dev1_flash_mode; | |
csi0_dev1_af_pwdn; | |
}; | |
}; | |
vdevice@0 { | |
compatible = "allwinner,sun50i-vdevice"; | |
pinctrl-names = "default"; | |
test-gpios = <0x00000079 0x0000000b 0x00000000 0x00000001 0x00000002 0x00000003 0x00000004>; | |
status = "okay"; | |
device_type = "Vdevice"; | |
pinctrl-0 = <0x000000b9>; | |
}; | |
ce@1c15000 { | |
compatible = "allwinner,sunxi-ce"; | |
reg = <0x00000000 0x01c15000 0x00000000 0x00000080 0x00000000 0x01c15800 0x00000000 0x00000080>; | |
interrupts = <0x00000000 0x0000005e 0x0000ff01 0x00000000 0x00000050 0x0000ff01>; | |
clock-frequency = <0x11e1a300 0x0bebc200>; | |
clocks = <0x0000007a 0x0000007b>; | |
}; | |
deinterlace@0x01e00000 { | |
#address-cells = <0x00000001>; | |
#size-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-deinterlace"; | |
reg = <0x00000000 0x01e00000 0x00000000 0x0000077c>; | |
interrupts = <0x00000000 0x0000005d 0x00000004>; | |
clocks = <0x0000007c 0x00000004>; | |
status = "okay"; | |
device_type = "di"; | |
}; | |
smartcard@0x01c2c400 { | |
#address-cells = <0x00000001>; | |
#size-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-scr"; | |
reg = <0x00000000 0x01c2c400 0x00000000 0x00000100>; | |
interrupts = <0x00000000 0x00000053 0x00000004>; | |
clocks = <0x0000007d 0x0000007e>; | |
clock-frequency = <0x016e3600>; | |
pinctrl-names = "default"; | |
pinctrl-0 = <0x0000007f>; | |
status = "okay"; | |
device_type = "smc"; | |
smc_used; | |
smc_rst; | |
smc_vppen; | |
smc_vppp; | |
smc_det; | |
smc_vccen; | |
smc_sck; | |
smc_sda; | |
}; | |
nmi@0x01f00c00 { | |
#address-cells = <0x00000001>; | |
#size-cells = <0x00000000>; | |
compatible = "allwinner,sunxi-nmi"; | |
reg = <0x00000000 0x01f00c00 0x00000000 0x00000050>; | |
nmi_irq_ctrl = <0x0000000c>; | |
nmi_irq_en = <0x00000040>; | |
nmi_irq_status = <0x00000010>; | |
nmi_irq_mask = <0x00000050>; | |
status = "okay"; | |
}; | |
pmu0@0 { | |
compatible = "allwinner,pmu0"; | |
device_type = "pmu0"; | |
pmu_batdeten = <0x00000001>; | |
pmu_init_chgend_rate = <0x00000014>; | |
pmu_init_chg_enabled = <0x00000001>; | |
pmu_init_adc_freq = <0x00000320>; | |
pmu_init_adcts_freq = <0x00000320>; | |
pmu_init_chg_pretime = <0x00000046>; | |
pmu_init_chg_csttime = <0x000002d0>; | |
pmu_batt_cap_correct = <0x00000001>; | |
pmu_chg_end_on_en = <0x00000000>; | |
pmu_pwroff_vol = <0x00000ce4>; | |
pmu_pwron_vol = <0x00000a28>; | |
pmu_powkey_off_delay_time = <0x00000000>; | |
pmu_pwrok_time = <0x00000040>; | |
pmu_reset_shutdown_en = <0x00000001>; | |
pmu_restvol_adjust_time = <0x0000003c>; | |
pmu_ocv_cou_adjust_time = <0x0000003c>; | |
pmu_vbusen_func = <0x00000001>; | |
pmu_reset = <0x00000000>; | |
pmu_IRQ_wakeup = <0x00000001>; | |
pmu_hot_shutdowm = <0x00000001>; | |
pmu_inshort = <0x00000000>; | |
pmu_bat_shutdown_ltf = <0x00000c80>; | |
pmu_bat_shutdown_htf = <0x000000ed>; | |
status = "okay"; | |
pmu_id = <0x00000006>; | |
pmu_twi_addr = <0x00000034>; | |
pmu_twi_id = <0x00000001>; | |
pmu_irq_id = <0x00000040>; | |
pmu_chg_ic_temp = <0x00000000>; | |
pmu_battery_rdc = <0x00000058>; | |
pmu_battery_cap = <0x000012c0>; | |
pmu_runtime_chgcur = <0x000001c2>; | |
pmu_suspend_chgcur = <0x000005dc>; | |
pmu_shutdown_chgcur = <0x000005dc>; | |
pmu_init_chgvol = <0x00001068>; | |
pmu_ac_vol = <0x00000fa0>; | |
pmu_ac_cur = <0x00000dac>; | |
pmu_usbpc_vol = <0x00001130>; | |
pmu_usbpc_cur = <0x000001f4>; | |
pmu_battery_warning_level1 = <0x0000000f>; | |
pmu_battery_warning_level2 = <0x00000000>; | |
pmu_chgled_func = <0x00000000>; | |
pmu_chgled_type = <0x00000000>; | |
pmu_bat_para1 = <0x00000000>; | |
pmu_bat_para2 = <0x00000000>; | |
pmu_bat_para3 = <0x00000000>; | |
pmu_bat_para4 = <0x00000000>; | |
pmu_bat_para5 = <0x00000000>; | |
pmu_bat_para6 = <0x00000000>; | |
pmu_bat_para7 = <0x00000001>; | |
pmu_bat_para8 = <0x00000001>; | |
pmu_bat_para9 = <0x00000002>; | |
pmu_bat_para10 = <0x00000003>; | |
pmu_bat_para11 = <0x00000004>; | |
pmu_bat_para12 = <0x0000000a>; | |
pmu_bat_para13 = <0x00000011>; | |
pmu_bat_para14 = <0x0000001a>; | |
pmu_bat_para15 = <0x00000029>; | |
pmu_bat_para16 = <0x0000002e>; | |
pmu_bat_para17 = <0x00000033>; | |
pmu_bat_para18 = <0x00000038>; | |
pmu_bat_para19 = <0x0000003b>; | |
pmu_bat_para20 = <0x00000041>; | |
pmu_bat_para21 = <0x00000045>; | |
pmu_bat_para22 = <0x0000004b>; | |
pmu_bat_para23 = <0x0000004f>; | |
pmu_bat_para24 = <0x00000053>; | |
pmu_bat_para25 = <0x00000059>; | |
pmu_bat_para26 = <0x0000005f>; | |
pmu_bat_para27 = <0x00000062>; | |
pmu_bat_para28 = <0x00000064>; | |
pmu_bat_para29 = <0x00000064>; | |
pmu_bat_para30 = <0x00000064>; | |
pmu_bat_para31 = <0x00000064>; | |
pmu_bat_para32 = <0x00000064>; | |
pmu_bat_temp_enable = <0x00000001>; | |
pmu_bat_charge_ltf = <0x000008d5>; | |
pmu_bat_charge_htf = <0x00000184>; | |
pmu_bat_temp_para1 = <0x00001d2a>; | |
pmu_bat_temp_para2 = <0x00001180>; | |
pmu_bat_temp_para3 = <0x00000dbe>; | |
pmu_bat_temp_para4 = <0x00000ae2>; | |
pmu_bat_temp_para5 = <0x000008af>; | |
pmu_bat_temp_para6 = <0x000006fc>; | |
pmu_bat_temp_para7 = <0x000005a8>; | |
pmu_bat_temp_para8 = <0x000003c9>; | |
pmu_bat_temp_para9 = <0x00000298>; | |
pmu_bat_temp_para10 = <0x000001d2>; | |
pmu_bat_temp_para11 = <0x00000189>; | |
pmu_bat_temp_para12 = <0x0000014d>; | |
pmu_bat_temp_para13 = <0x0000011b>; | |
pmu_bat_temp_para14 = <0x000000f2>; | |
pmu_bat_temp_para15 = <0x000000b3>; | |
pmu_bat_temp_para16 = <0x00000086>; | |
pmu_powkey_off_time = <0x00001770>; | |
pmu_powkey_off_func = <0x00000000>; | |
pmu_powkey_off_en = <0x00000001>; | |
pmu_powkey_long_time = <0x000005dc>; | |
pmu_powkey_on_time = <0x000003e8>; | |
power_start = <0x00000000>; | |
}; | |
regu@0 { | |
compatible = "allwinner,pmu0_regu"; | |
regulator_count = <0x00000017>; | |
status = "okay"; | |
device_type = "pmu0_regu"; | |
regulator1 = "axp81x_dcdc1 none vcc-nand vcc-emmc vcc-emmcvq33 vcc-sdc vcc-usb-30 vcc-io vcc-pd"; | |
regulator2 = "axp81x_dcdc2 none vdd-cpua"; | |
regulator3 = "axp81x_dcdc3 none"; | |
regulator4 = "axp81x_dcdc4 none"; | |
regulator5 = "axp81x_dcdc5 none vcc-dram"; | |
regulator6 = "axp81x_dcdc6 none vdd-sys"; | |
regulator7 = "axp81x_dcdc7 none"; | |
regulator8 = "axp81x_rtc none"; | |
regulator9 = "axp81x_aldo1 none vdd-csi-led iovdd-csi vcc-pe"; | |
regulator10 = "axp81x_aldo2 none vcc-pl"; | |
regulator11 = "axp81x_aldo3 none vcc-avcc vcc-pll"; | |
regulator12 = "axp81x_dldo1 none vcc-hdmi-33"; | |
regulator13 = "axp81x_dldo2 none vcc-mipi"; | |
regulator14 = "axp81x_dldo3 none avdd-csi"; | |
regulator15 = "axp81x_dldo4 none vcc-deviceio"; | |
regulator16 = "axp81x_eldo1 none vcc-cpvdd vcc-wifi-io vcc-pc vcc-pg vcc-emmcvq18"; | |
regulator17 = "axp81x_eldo2 none vcc-lcd-0"; | |
regulator18 = "axp81x_eldo3 none dvdd-csi-18"; | |
regulator19 = "axp81x_fldo1 none vcc-hsic-12"; | |
regulator20 = "axp81x_fldo2 none vdd-cpus"; | |
regulator21 = "axp81x_gpio0ldo none vcc-ctp"; | |
regulator22 = "axp81x_gpio1ldo none"; | |
regulator23 = "axp81x_dc1sw none vcc-gmac-33 vcc-lvds vcc-dsi-33"; | |
}; | |
nand0@01c03000 { | |
compatible = "allwinner,sun50i-nand"; | |
device_type = "nand0"; | |
reg = <0x00000000 0x01c03000 0x00000000 0x00001000>; | |
interrupts = <0x00000000 0x00000046 0x00000004>; | |
clocks = <0x00000004 0x00000080>; | |
pinctrl-names = "default", "sleep"; | |
pinctrl-1 = <0x00000083>; | |
nand0_regulator1 = "vcc-nand"; | |
nand0_regulator2 = "none"; | |
nand0_cache_level = <0x55aaaa55>; | |
nand0_flush_cache_num = <0x55aaaa55>; | |
nand0_capacity_level = <0x55aaaa55>; | |
nand0_id_number_ctl = <0x55aaaa55>; | |
nand0_print_level = <0x55aaaa55>; | |
nand0_p0 = <0x55aaaa55>; | |
nand0_p1 = <0x55aaaa55>; | |
nand0_p2 = <0x55aaaa55>; | |
nand0_p3 = <0x55aaaa55>; | |
status = "disabled"; | |
nand0_support_2ch = <0x00000000>; | |
pinctrl-0 = <0x000000ab 0x000000ac>; | |
}; | |
thermal_sensor { | |
compatible = "allwinner,thermal_sensor"; | |
reg = <0x00000000 0x01c25000 0x00000000 0x00000400>; | |
interrupts = <0x00000000 0x0000001f 0x00000000>; | |
clocks = <0x00000006 0x00000084>; | |
sensor_num = <0x00000003>; | |
shut_temp = <0x00000078>; | |
status = "okay"; | |
combine0 { | |
#thermal-sensor-cells = <0x00000001>; | |
combine_cnt = <0x00000003>; | |
combine_type = "max"; | |
combine_chn = <0x00000000 0x00000001 0x00000002>; | |
linux,phandle = <0x00000085>; | |
phandle = <0x00000085>; | |
}; | |
}; | |
cpu_budget_cool { | |
compatible = "allwinner,budget_cooling"; | |
#cooling-cells = <0x00000002>; | |
status = "okay"; | |
state_cnt = <0x0000000a>; | |
cluster_num = <0x00000001>; | |
state0 = <0x00119400 0x00000004>; | |
state1 = <0x0010d880 0x00000004>; | |
state2 = <0x00101d00 0x00000004>; | |
state3 = <0x000f6180 0x00000004>; | |
state4 = <0x000ea600 0x00000004>; | |
state5 = <0x000dea80 0x00000004>; | |
state6 = <0x000c7380 0x00000004>; | |
state7 = <0x0009e340 0x00000004>; | |
state8 = <0x0009e340 0x00000002>; | |
state9 = <0x0009e340 0x00000001>; | |
linux,phandle = <0x00000087>; | |
phandle = <0x00000087>; | |
}; | |
gpu_cooling { | |
compatible = "allwinner,gpu_cooling"; | |
reg = <0x00000000 0x00000000 0x00000000 0x00000000>; | |
#cooling-cells = <0x00000002>; | |
status = "okay"; | |
state_cnt = <0x00000003>; | |
state0 = <0x00000000>; | |
state1 = <0x00000168>; | |
state2 = <0x00000090>; | |
linux,phandle = <0x0000008c>; | |
phandle = <0x0000008c>; | |
}; | |
thermal-zones { | |
soc_thermal { | |
polling-delay-passive = <0x000001f4>; | |
polling-delay = <0x000007d0>; | |
thermal-sensors = <0x00000085 0x00000000>; | |
trips { | |
t0 { | |
temperature = <0x00000050>; | |
type = "passive"; | |
hysteresis = <0x00000000>; | |
linux,phandle = <0x00000086>; | |
phandle = <0x00000086>; | |
}; | |
t1 { | |
temperature = <0x00000055>; | |
type = "passive"; | |
hysteresis = <0x00000000>; | |
linux,phandle = <0x00000088>; | |
phandle = <0x00000088>; | |
}; | |
t2 { | |
temperature = <0x0000005a>; | |
type = "passive"; | |
hysteresis = <0x00000000>; | |
linux,phandle = <0x00000089>; | |
phandle = <0x00000089>; | |
}; | |
t3 { | |
temperature = <0x0000005f>; | |
type = "passive"; | |
hysteresis = <0x00000000>; | |
linux,phandle = <0x0000008a>; | |
phandle = <0x0000008a>; | |
}; | |
t4 { | |
temperature = <0x00000055>; | |
type = "passive"; | |
hysteresis = <0x00000000>; | |
linux,phandle = <0x0000008b>; | |
phandle = <0x0000008b>; | |
}; | |
t5 { | |
temperature = <0x0000005a>; | |
type = "passive"; | |
hysteresis = <0x00000000>; | |
linux,phandle = <0x0000008d>; | |
phandle = <0x0000008d>; | |
}; | |
t6 { | |
temperature = <0x0000006c>; | |
type = "critical"; | |
hysteresis = <0x00000000>; | |
}; | |
}; | |
cooling-maps { | |
bind0 { | |
contribution = <0x00000000>; | |
trip = <0x00000086>; | |
cooling-device = <0x00000087 0x00000001 0x00000001>; | |
}; | |
bind1 { | |
contribution = <0x00000000>; | |
trip = <0x00000088>; | |
cooling-device = <0x00000087 0x00000002 0x00000002>; | |
}; | |
bind2 { | |
contribution = <0x00000000>; | |
trip = <0x00000089>; | |
cooling-device = <0x00000087 0x00000003 0x00000006>; | |
}; | |
bind3 { | |
contribution = <0x00000000>; | |
trip = <0x0000008a>; | |
cooling-device = <0x00000087 0x00000007 0x00000009>; | |
}; | |
bind4 { | |
contribution = <0x00000000>; | |
trip = <0x0000008b>; | |
cooling-device = <0x0000008c 0x00000001 0x00000001>; | |
}; | |
bind5 { | |
contribution = <0x00000000>; | |
trip = <0x0000008d>; | |
cooling-device = <0x0000008c 0x00000002 0x00000002>; | |
}; | |
}; | |
}; | |
}; | |
keyboard { | |
compatible = "allwinner,keyboard_2000mv"; | |
reg = <0x00000000 0x01c21800 0x00000000 0x00000400>; | |
interrupts = <0x00000000 0x0000001e 0x00000000>; | |
status = "okay"; | |
key_cnt = <0x00000005>; | |
key1 = <0x000000f0 0x00000073>; | |
key2 = <0x000001f4 0x00000072>; | |
key3 = <0x000002bc 0x0000008b>; | |
key4 = <0x0000037a 0x0000001c>; | |
key5 = <0x000007d0 0x00000066>; | |
}; | |
eth@01c30000 { | |
compatible = "allwinner,sunxi-gmac"; | |
reg = <0x00000000 0x01c30000 0x00000000 0x00010000 0x00000000 0x01c00000 0x00000000 0x00000030>; | |
pinctrl-names = "default"; | |
interrupts = <0x00000000 0x00000052 0x00000004>; | |
interrupt-names = "gmacirq"; | |
clocks = <0x0000008f>; | |
clock-names = "gmac"; | |
phy-mode = "rgmii"; | |
tx-delay = <0x00000003>; | |
rx-delay = <0x00000000>; | |
/* gmac_power1 = "axp81x_dc1sw:0"; */ | |
gmac_power1 = "vcc-gmac-33"; | |
status = "okay"; | |
device_type = "gmac0"; | |
pinctrl-0 = <0x0000009e>; | |
gmac_power2; | |
gmac_power3; | |
}; | |
product { | |
device_type = "product"; | |
version = "100"; | |
machine = "evb"; | |
}; | |
platform { | |
device_type = "platform"; | |
eraseflag = <0x00000001>; | |
}; | |
target { | |
device_type = "target"; | |
boot_clock = <0x000003f0>; | |
storage_type = <0xffffffff>; | |
burn_key = <0x00000000>; | |
}; | |
power_sply { | |
device_type = "power_sply"; | |
dcdc1_vol = <0x000f4f24>; | |
dcdc2_vol = <0x000f468c>; | |
dcdc6_vol = <0x000f468c>; | |
aldo1_vol = <0x00000af0>; | |
aldo2_vol = <0x000f4948>; | |
aldo3_vol = <0x000f4df8>; | |
dldo1_vol = <0x00000ce4>; | |
dldo2_vol = <0x00000ce4>; | |
dldo3_vol = <0x00000af0>; | |
dldo4_vol = <0x000f4f24>; | |
eldo1_vol = <0x000f4948>; | |
eldo2_vol = <0x00000708>; | |
eldo3_vol = <0x00000708>; | |
fldo1_vol = <0x000004b0>; | |
fldo2_vol = <0x000f468c>; | |
gpio0_vol = <0x00000c1c>; | |
}; | |
card_boot { | |
device_type = "card_boot"; | |
logical_start = <0x0000a000>; | |
sprite_gpio0; | |
}; | |
pm_para { | |
device_type = "pm_para"; | |
standby_mode = <0x00000001>; | |
}; | |
card0_boot_para { | |
device_type = "card0_boot_para"; | |
card_ctrl = <0x00000000>; | |
card_high_speed = <0x00000001>; | |
card_line = <0x00000004>; | |
pinctrl-0 = <0x00000099>; | |
}; | |
card2_boot_para { | |
device_type = "card2_boot_para"; | |
sdc_io_1v8 = <0x00000001>; | |
card_ctrl = <0x00000002>; | |
card_high_speed = <0x00000001>; | |
card_line = <0x00000008>; | |
pinctrl-0 = <0x0000009a>; | |
sdc_ex_dly_used = <0x00000002>; | |
}; | |
twi_para { | |
device_type = "twi_para"; | |
twi_port = <0x00000000>; | |
pinctrl-0 = <0x0000009b>; | |
}; | |
uart_para { | |
device_type = "uart_para"; | |
uart_debug_port = <0x00000000>; | |
pinctrl-0 = <0x0000009c>; | |
}; | |
jtag_para { | |
device_type = "jtag_para"; | |
jtag_enable = <0x00000001>; | |
pinctrl-0 = <0x0000009d>; | |
}; | |
clock { | |
device_type = "clock"; | |
pll4 = <0x0000012c>; | |
pll6 = <0x00000258>; | |
pll8 = <0x00000168>; | |
pll9 = <0x00000129>; | |
pll10 = <0x00000108>; | |
}; | |
rtp_para { | |
device_type = "rtp_para"; | |
rtp_used = <0x00000000>; | |
rtp_screen_size = <0x00000005>; | |
rtp_regidity_level = <0x00000005>; | |
rtp_press_threshold_enable = <0x00000000>; | |
rtp_press_threshold = <0x00001f40>; | |
rtp_sensitive_level = <0x0000000f>; | |
rtp_exchange_x_y_flag = <0x00000000>; | |
}; | |
ctp { | |
device_type = "ctp"; | |
compatible = "allwinner,sun50i-ctp-para"; | |
status = "disabled"; | |
ctp_name = "gt911_DB"; | |
ctp_twi_id = <0x00000000>; | |
ctp_twi_addr = <0x00000040>; | |
ctp_screen_max_x = <0x00000400>; | |
ctp_screen_max_y = <0x00000258>; | |
ctp_revert_x_flag = <0x00000001>; | |
ctp_revert_y_flag = <0x00000001>; | |
ctp_exchange_x_y_flag = <0x00000000>; | |
ctp_int_port = <0x00000030 0x00000007 0x00000004 0x00000006 0xffffffff 0xffffffff 0xffffffff>; | |
ctp_wakeup = <0x00000030 0x00000007 0x0000000b 0x00000001 0xffffffff 0xffffffff 0x00000001>; | |
ctp_power_ldo = "vcc-ctp"; | |
ctp_power_ldo_vol = <0x00000ce4>; | |
ctp_power_io; | |
}; | |
ctp_list { | |
device_type = "ctp_list"; | |
compatible = "allwinner,sun50i-ctp-list"; | |
status = "okay"; | |
gslX680new = <0x00000001>; | |
gt9xx_ts = <0x00000000>; | |
gt9xxf_ts = <0x00000001>; | |
gt9xxnew_ts = <0x00000000>; | |
gt82x = <0x00000001>; | |
zet622x = <0x00000001>; | |
aw5306_ts = <0x00000001>; | |
}; | |
tkey_para { | |
device_type = "tkey_para"; | |
tkey_used = <0x00000000>; | |
tkey_twi_id; | |
tkey_twi_addr; | |
tkey_int; | |
}; | |
motor_para { | |
device_type = "motor_para"; | |
motor_used = <0x00000000>; | |
motor_shake = <0x00000031 0x0000fffe 0x00000003 0x00000001 0xffffffff 0xffffffff 0x00000001>; | |
}; | |
tvout_para { | |
device_type = "tvout_para"; | |
tvout_used; | |
tvout_channel_num; | |
tv_en; | |
}; | |
tvin_para { | |
device_type = "tvin_para"; | |
tvin_used; | |
tvin_channel_num; | |
}; | |
serial_feature { | |
device_type = "serial_feature"; | |
sn_filename = "sn.txt"; | |
}; | |
gsensor { | |
device_type = "gsensor"; | |
compatible = "allwinner,sun50i-gsensor-para"; | |
status = "okay"; | |
gsensor_twi_id = <0x00000001>; | |
gsensor_twi_addr = <0x0000001d>; | |
gsensor_vcc_io = "vcc-deviceio"; | |
gsensor_vcc_io_val = <0x00000ce4>; | |
gsensor_int1 = <0x00000030 0x00000007 0x00000005 0x00000006 0x00000001 0xffffffff 0xffffffff>; | |
gsensor_int2 = <0x00000030 0x00000007 0x00000006 0x00000006 0x00000001 0xffffffff 0xffffffff>; | |
}; | |
gsensor_list { | |
device_type = "gsensor_list"; | |
compatible = "allwinner,sun50i-gsensor-list-para"; | |
gsensor_list__used = <0x00000001>; | |
lsm9ds0_acc_mag = <0x00000001>; | |
bma250 = <0x00000001>; | |
mma8452 = <0x00000001>; | |
mma7660 = <0x00000001>; | |
mma865x = <0x00000001>; | |
afa750 = <0x00000001>; | |
lis3de_acc = <0x00000001>; | |
lis3dh_acc = <0x00000001>; | |
kxtik = <0x00000001>; | |
dmard10 = <0x00000000>; | |
dmard06 = <0x00000001>; | |
mxc622x = <0x00000001>; | |
fxos8700 = <0x00000001>; | |
lsm303d = <0x00000000>; | |
sc7a30 = <0x00000001>; | |
}; | |
3g_para { | |
device_type = "3g_para"; | |
3g_used = <0x00000000>; | |
3g_usbc_num = <0x00000002>; | |
3g_uart_num = <0x00000000>; | |
bb_vbat = <0x00000079 0x0000000b 0x00000003 0x00000001 0xffffffff 0xffffffff 0x00000000>; | |
bb_host_wake = <0x00000079 0x0000000c 0x00000000 0x00000001 0xffffffff 0xffffffff 0x00000000>; | |
bb_on = <0x00000079 0x0000000c 0x00000001 0x00000001 0xffffffff 0xffffffff 0x00000000>; | |
bb_pwr_on = <0x00000079 0x0000000c 0x00000003 0x00000001 0xffffffff 0xffffffff 0x00000000>; | |
bb_wake = <0x00000079 0x0000000c 0x00000004 0x00000001 0xffffffff 0xffffffff 0x00000000>; | |
bb_rf_dis = <0x00000079 0x0000000c 0x00000005 0x00000001 0xffffffff 0xffffffff 0x00000000>; | |
bb_rst = <0x00000079 0x0000000c 0x00000006 0x00000001 0xffffffff 0xffffffff 0x00000000>; | |
3g_int; | |
}; | |
gyroscopesensor { | |
device_type = "gyroscopesensor"; | |
compatible = "allwinner,sun50i-gyr_sensors-para"; | |
status = "disabled"; | |
gy_twi_id = <0x00000002>; | |
gy_twi_addr = <0x0000006a>; | |
gy_int1 = <0x00000030 0x00000000 0x0000000a 0x00000006 0x00000001 0xffffffff 0xffffffff>; | |
gy_int2; | |
}; | |
gy_list { | |
device_type = "gy_list"; | |
compatible = "allwinner,sun50i-gyr_sensors-list-para"; | |
status = "disabled"; | |
lsm9ds0_gyr = <0x00000001>; | |
l3gd20_gyr = <0x00000000>; | |
bmg160_gyr = <0x00000001>; | |
}; | |
lightsensor { | |
device_type = "lightsensor"; | |
compatible = "allwinner,sun50i-lsensors-para"; | |
status = "disabled"; | |
ls_twi_id = <0x00000002>; | |
ls_twi_addr = <0x00000023>; | |
ls_int = <0x00000030 0x00000000 0x0000000c 0x00000006 0x00000001 0xffffffff 0xffffffff>; | |
}; | |
ls_list { | |
device_type = "ls_list"; | |
compatible = "allwinner,sun50i-lsensors-list-para"; | |
status = "disabled"; | |
ltr_501als = <0x00000001>; | |
jsa1212 = <0x00000000>; | |
jsa1127 = <0x00000001>; | |
stk3x1x = <0x00000000>; | |
}; | |
compasssensor { | |
device_type = "compasssensor"; | |
compatible = "allwinner,sun50i-compass-para"; | |
status = "disabled"; | |
compass_twi_id = <0x00000002>; | |
compass_twi_addr = <0x0000000d>; | |
compass_int = <0x00000030 0x00000000 0x0000000b 0x00000006 0x00000001 0xffffffff 0xffffffff>; | |
}; | |
compass_list { | |
device_type = "compass_list"; | |
compatible = "allwinner,sun50i-compass-list-para"; | |
status = "disabled"; | |
lsm9ds0 = <0x00000001>; | |
lsm303d = <0x00000000>; | |
}; | |
recovery_key { | |
device_type = "recovery_key"; | |
key_max = <0x0000000c>; | |
key_min = <0x0000000a>; | |
}; | |
fastboot_key { | |
device_type = "fastboot_key"; | |
key_max = <0x00000006>; | |
key_min = <0x00000004>; | |
}; | |
}; | |
aliases { | |
serial0 = "/soc@01c00000/uart@01c28000"; | |
serial1 = "/soc@01c00000/uart@01c28400"; | |
serial2 = "/soc@01c00000/uart@01c28800"; | |
serial3 = "/soc@01c00000/uart@01c28c00"; | |
serial4 = "/soc@01c00000/uart@01c29000"; | |
twi0 = "/soc@01c00000/twi@0x01c2ac00"; | |
twi1 = "/soc@01c00000/twi@0x01c2b000"; | |
twi2 = "/soc@01c00000/twi@0x01c2b400"; | |
spi0 = "/soc@01c00000/spi@01c68000"; | |
spi1 = "/soc@01c00000/spi@01c69000"; | |
global_timer0 = "/soc@01c00000/timer@1c20c00"; | |
cci0 = "/soc@01c00000/cci@0x01cb3000"; | |
csi_res0 = "/soc@01c00000/csi_res@0x01cb0000"; | |
vfe0 = "/soc@01c00000/vfe@0"; | |
mmc0 = "/soc@01c00000/sdmmc@01c0f000"; | |
mmc2 = "/soc@01c00000/sdmmc@01C11000"; | |
nand0 = "/soc@01c00000/nand0@01c03000"; | |
disp = "/soc@01c00000/disp@01000000"; | |
lcd0 = "/soc@01c00000/lcd0@01c0c000"; | |
hdmi = "/soc@01c00000/hdmi@01ee0000"; | |
pwm = "/soc@01c00000/pwm@01c21400"; | |
pwm0 = "/soc@01c00000/pwm0@01c21400"; | |
s_pwm = "/soc@01c00000/s_pwm@1f03800"; | |
spwm0 = "/soc@01c00000/spwm0@0x01f03800"; | |
boot_disp = "/soc@01c00000/boot_disp"; | |
}; | |
chosen { | |
bootargs = "earlyprintk=sunxi-uart,0x01c28000 loglevel=8 initcall_debug=1 console=ttyS0 init=/init"; | |
linux,initrd-start = <0x00000000 0x00000000>; | |
linux,initrd-end = <0x00000000 0x00000000>; | |
}; | |
cpus { | |
#address-cells = <0x00000002>; | |
#size-cells = <0x00000000>; | |
cpu@0 { | |
device_type = "cpu"; | |
compatible = "arm,cortex-a53", "arm,armv8"; | |
reg = <0x00000000 0x00000000>; | |
enable-method = "psci"; | |
cpufreq_tbl = <0x00075300 0x000927c0 0x000afc80 0x000c7380 0x000dea80 0x000ea600 0x000f6180 0x00101d00 0x0010d880 0x00119400 0x00124f80 0x00148200>; | |
clock-latency = <0x001e8480>; | |
clock-frequency = <0x3c14dc00>; | |
cpu-idle-states = <0x00000090 0x00000091 0x00000092>; | |
}; | |
cpu@1 { | |
device_type = "cpu"; | |
compatible = "arm,cortex-a53", "arm,armv8"; | |
reg = <0x00000000 0x00000001>; | |
enable-method = "psci"; | |
clock-frequency = <0x3c14dc00>; | |
cpu-idle-states = <0x00000090 0x00000091 0x00000092>; | |
}; | |
cpu@2 { | |
device_type = "cpu"; | |
compatible = "arm,cortex-a53", "arm,armv8"; | |
reg = <0x00000000 0x00000002>; | |
enable-method = "psci"; | |
clock-frequency = <0x3c14dc00>; | |
cpu-idle-states = <0x00000090 0x00000091 0x00000092>; | |
}; | |
cpu@3 { | |
device_type = "cpu"; | |
compatible = "arm,cortex-a53", "arm,armv8"; | |
reg = <0x00000000 0x00000003>; | |
enable-method = "psci"; | |
clock-frequency = <0x3c14dc00>; | |
cpu-idle-states = <0x00000090 0x00000091 0x00000092>; | |
}; | |
idle-states { | |
entry-method = "arm,psci"; | |
cpu-sleep-0 { | |
compatible = "arm,idle-state"; | |
arm,psci-suspend-param = <0x00010000>; | |
entry-latency-us = <0x00000028>; | |
exit-latency-us = <0x00000064>; | |
min-residency-us = <0x00000096>; | |
linux,phandle = <0x00000090>; | |
phandle = <0x00000090>; | |
}; | |
cluster-sleep-0 { | |
compatible = "arm,idle-state"; | |
arm,psci-suspend-param = <0x01010000>; | |
entry-latency-us = <0x000001f4>; | |
exit-latency-us = <0x000003e8>; | |
min-residency-us = <0x000009c4>; | |
linux,phandle = <0x00000091>; | |
phandle = <0x00000091>; | |
}; | |
sys-sleep-0 { | |
compatible = "arm,idle-state"; | |
arm,psci-suspend-param = <0x02010000>; | |
entry-latency-us = <0x000003e8>; | |
exit-latency-us = <0x000007d0>; | |
min-residency-us = <0x00001194>; | |
linux,phandle = <0x00000092>; | |
phandle = <0x00000092>; | |
}; | |
}; | |
}; | |
psci { | |
compatible = "arm,psci-0.2"; | |
method = "smc"; | |
psci_version = <0x84000000>; | |
cpu_suspend = <0xc4000001>; | |
cpu_off = <0x84000002>; | |
cpu_on = <0xc4000003>; | |
affinity_info = <0xc4000004>; | |
migrate = <0xc4000005>; | |
migrate_info_type = <0x84000006>; | |
migrate_info_up_cpu = <0xc4000007>; | |
system_off = <0x84000008>; | |
system_reset = <0x84000009>; | |
}; | |
n_brom { | |
compatible = "allwinner,n-brom"; | |
reg = <0x00000000 0x00000000 0x00000000 0x0000c000>; | |
}; | |
s_brom { | |
compatible = "allwinner,s-brom"; | |
reg = <0x00000000 0x00000000 0x00000000 0x00010000>; | |
}; | |
sram_a1 { | |
compatible = "allwinner,sram_a1"; | |
reg = <0x00000000 0x00010000 0x00000000 0x00008000>; | |
}; | |
sram_a2 { | |
compatible = "allwinner,sram_a2"; | |
reg = <0x00000000 0x00040000 0x00000000 0x00014000>; | |
}; | |
prcm { | |
compatible = "allwinner,prcm"; | |
reg = <0x00000000 0x01f01400 0x00000000 0x00000400>; | |
}; | |
cpuscfg { | |
compatible = "allwinner,cpuscfg"; | |
reg = <0x00000000 0x01f01c00 0x00000000 0x00000400>; | |
}; | |
ion { | |
compatible = "allwinner,sunxi-ion"; | |
system_contig { | |
type = <0x00000001>; | |
}; | |
cma { | |
type = <0x00000004>; | |
}; | |
system { | |
type = <0x00000000>; | |
}; | |
}; | |
dram { | |
compatible = "allwinner,dram"; | |
clocks = <0x00000093 0x00000094>; | |
clock-names = "pll_ddr0", "pll_ddr1"; | |
dram_clk = <0x000002a0>; | |
dram_type = <0x00000003>; | |
dram_zq = <0x003b3bdd>; | |
dram_odt_en = <0x00000001>; | |
dram_para1 = <0x10e40400>; | |
dram_para2 = <0x04000000>; | |
dram_mr0 = <0x00001c70>; | |
dram_mr1 = <0x00000040>; | |
dram_mr2 = <0x00000018>; | |
dram_mr3 = <0x00000000>; | |
dram_tpr0 = <0x0048a192>; | |
dram_tpr1 = <0x01c2418d>; | |
dram_tpr2 = <0x00076051>; | |
dram_tpr3 = <0x050005dc>; | |
dram_tpr4 = <0x00000000>; | |
dram_tpr5 = <0x00000000>; | |
dram_tpr6 = <0x00000000>; | |
dram_tpr7 = <0x2a066198>; | |
dram_tpr8 = <0x00000000>; | |
dram_tpr9 = <0x00000000>; | |
dram_tpr10 = <0x00008808>; | |
dram_tpr11 = <0x40a60066>; | |
dram_tpr12 = <0x55550000>; | |
dram_tpr13 = <0x04000903>; | |
device_type = "dram"; | |
}; | |
memory@40000000 { | |
device_type = "memory"; | |
reg = <0x00000000 0x41000000 0x00000000 0x3f000000>; | |
}; | |
interrupt-controller@1c81000 { | |
compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic"; | |
#interrupt-cells = <0x00000003>; | |
#address-cells = <0x00000000>; | |
device_type = "gic"; | |
interrupt-controller; | |
reg = <0x00000000 0x01c81000 0x00000000 0x00001000 0x00000000 0x01c82000 0x00000000 0x00002000 0x00000000 0x01c84000 0x00000000 0x00002000 0x00000000 0x01c86000 0x00000000 0x00002000>; | |
interrupts = <0x00000001 0x00000009 0x00000f04>; | |
linux,phandle = <0x00000001>; | |
phandle = <0x00000001>; | |
}; | |
sunxi-chipid@1c14200 { | |
compatible = "sunxi,sun50i-chipid"; | |
device_type = "chipid"; | |
reg = <0x00000000 0x01c14200 0x00000000 0x00000400>; | |
}; | |
timer { | |
compatible = "arm,armv8-timer"; | |
interrupts = <0x00000001 0x0000000d 0x0000ff01 0x00000001 0x0000000e 0x0000ff01 0x00000001 0x0000000b 0x0000ff01 0x00000001 0x0000000a 0x0000ff01>; | |
clock-frequency = <0x016e3600>; | |
}; | |
pmu { | |
compatible = "arm,armv8-pmuv3"; | |
interrupts = <0x00000000 0x00000078 0x00000004 0x00000000 0x00000079 0x00000004 0x00000000 0x0000007a 0x00000004 0x00000000 0x0000007b 0x00000004>; | |
}; | |
dvfs_table { | |
compatible = "allwinner,dvfs_table"; | |
max_freq = <0x44aa2000>; | |
min_freq = <0x1c9c3800>; | |
lv_count = <0x00000008>; | |
lv1_freq = <0x44aa2000>; | |
lv1_volt = <0x00000514>; | |
lv2_freq = <0x41cdb400>; | |
lv2_volt = <0x000004ec>; | |
lv3_freq = <0x3ef14800>; | |
lv3_volt = <0x000004d8>; | |
lv4_freq = <0x3c14dc00>; | |
lv4_volt = <0x000004b0>; | |
lv5_freq = <0x39387000>; | |
lv5_volt = <0x00000488>; | |
lv6_freq = <0x365c0400>; | |
lv6_volt = <0x00000460>; | |
lv7_freq = <0x30a32c00>; | |
lv7_volt = <0x00000438>; | |
lv8_freq = <0x269fb200>; | |
lv8_volt = <0x00000410>; | |
device_type = "dvfs_table"; | |
}; | |
dramfreq { | |
compatible = "allwinner,sunxi-dramfreq"; | |
reg = <0x00000000 0x01c62000 0x00000000 0x00001000 0x00000000 0x01c63000 0x00000000 0x00001000 0x00000000 0x01c20000 0x00000000 0x00000800>; | |
clocks = <0x00000093 0x00000094 0x00000095>; | |
status = "okay"; | |
}; | |
uboot { | |
}; | |
gpu@0x01c40000 { | |
compatible = "arm,mali-400", "arm,mali-utgard"; | |
reg = <0x00000000 0x01c40000 0x00000000 0x00010000>; | |
interrupts = <0x00000000 0x00000061 0x00000004 0x00000000 0x00000062 0x00000004 0x00000000 0x00000063 0x00000004 0x00000000 0x00000064 0x00000004 0x00000000 0x00000066 0x00000004 0x00000000 0x00000067 0x00000004>; | |
interrupt-names = "IRQGP", "IRQGPMMU", "IRQPP0", "IRQPPMMU0", "IRQPP1", "IRQPPMMU1"; | |
clocks = <0x00000096 0x00000097>; | |
device_type = "gpu_mali400_0"; | |
normal_freq = <0x00000198>; | |
scene_ctrl_status = <0x00000000>; | |
temp_ctrl_status = <0x00000001>; | |
}; | |
wlan { | |
compatible = "allwinner,sunxi-wlan"; | |
wlan_io_regulator = "vcc-wifi-io"; | |
wlan_busnum = <0x00000001>; | |
status = "okay"; | |
device_type = "wlan"; | |
clocks; | |
wlan_power; | |
wlan_regon = <0x00000079 0x0000000b 0x00000002 0x00000001 0xffffffff 0xffffffff 0x00000000>; | |
wlan_hostwake = <0x00000079 0x0000000b 0x00000003 0x00000006 0xffffffff 0xffffffff 0x00000000>; | |
efuse_map_path = "wifi_efuse_8189e_for_MB1019Q5.map"; | |
}; | |
bt { | |
compatible = "allwinner,sunxi-bt"; | |
bt_io_regulator = "vcc-wifi-io"; | |
status = "okay"; | |
device_type = "bt"; | |
clocks; | |
bt_power; | |
bt_rst_n = <0x00000079 0x0000000b 0x00000004 0x00000001 0xffffffff 0xffffffff 0x00000000>; | |
}; | |
btlpm { | |
compatible = "allwinner,sunxi-btlpm"; | |
uart_index = <0x00000001>; | |
status = "okay"; | |
device_type = "btlpm"; | |
bt_wake = <0x00000079 0x0000000b 0x00000006 0x00000001 0xffffffff 0xffffffff 0x00000001>; | |
bt_hostwake = <0x00000079 0x0000000b 0x00000005 0x00000006 0xffffffff 0xffffffff 0x00000000>; | |
}; | |
}; |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Limiting clk to 50000000 Hz has improved but still a bit off. See linux_emmc_error