Skip to content

Instantly share code, notes, and snippets.

@cdgriffith
Created December 8, 2023 16:27
Show Gist options
  • Save cdgriffith/3a608ec0054f94a096e42f4399312bb9 to your computer and use it in GitHub Desktop.
Save cdgriffith/3a608ec0054f94a096e42f4399312bb9 to your computer and use it in GitHub Desktop.
LSCPU Output
{
"lscpu": [
{
"field": "Architecture:",
"data": "x86_64",
"children": [
{
"field": "CPU op-mode(s):",
"data": "32-bit, 64-bit"
},{
"field": "Address sizes:",
"data": "48 bits physical, 48 bits virtual"
},{
"field": "Byte Order:",
"data": "Little Endian"
}
]
},{
"field": "CPU(s):",
"data": "32",
"children": [
{
"field": "On-line CPU(s) list:",
"data": "0-31"
}
]
},{
"field": "Vendor ID:",
"data": "AuthenticAMD",
"children": [
{
"field": "Model name:",
"data": "AMD Ryzen 9 5950X 16-Core Processor",
"children": [
{
"field": "CPU family:",
"data": "25"
},{
"field": "Model:",
"data": "33"
},{
"field": "Thread(s) per core:",
"data": "2"
},{
"field": "Core(s) per socket:",
"data": "16"
},{
"field": "Socket(s):",
"data": "1"
},{
"field": "Stepping:",
"data": "0"
},{
"field": "BogoMIPS:",
"data": "6787.31"
},{
"field": "Flags:",
"data": "fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush mmx fxsr sse sse2 ht syscall nx mmxext fxsr_opt pdpe1gb rdtscp lm constant_tsc rep_good nopl tsc_reliable nonstop_tsc cpuid extd_apicid pni pclmulqdq ssse3 fma cx16 sse4_1 sse4_2 movbe popcnt aes xsave avx f16c rdrand hypervisor lahf_lm cmp_legacy svm cr8_legacy abm sse4a misalignsse 3dnowprefetch osvw topoext perfctr_core ssbd ibrs ibpb stibp vmmcall fsgsbase bmi1 avx2 smep bmi2 invpcid rdseed adx smap clflushopt clwb sha_ni xsaveopt xsavec xgetbv1 xsaves clzero xsaveerptr arat npt nrip_save tsc_scale vmcb_clean flushbyasid decodeassists pausefilter pfthreshold v_vmsave_vmload umip vaes vpclmulqdq rdpid"
}
]
}
]
},{
"field": "Virtualization features:",
"data": null,
"children": [
{
"field": "Virtualization:",
"data": "AMD-V"
},{
"field": "Hypervisor vendor:",
"data": "Microsoft"
},{
"field": "Virtualization type:",
"data": "full"
}
]
},{
"field": "Caches (sum of all):",
"data": null,
"children": [
{
"field": "L1d:",
"data": "512 KiB (16 instances)"
},{
"field": "L1i:",
"data": "512 KiB (16 instances)"
},{
"field": "L2:",
"data": "8 MiB (16 instances)"
},{
"field": "L3:",
"data": "32 MiB (1 instance)"
}
]
},{
"field": "Vulnerabilities:",
"data": null,
"children": [
{
"field": "Gather data sampling:",
"data": "Not affected"
},{
"field": "Itlb multihit:",
"data": "Not affected"
},{
"field": "L1tf:",
"data": "Not affected"
},{
"field": "Mds:",
"data": "Not affected"
},{
"field": "Meltdown:",
"data": "Not affected"
},{
"field": "Mmio stale data:",
"data": "Not affected"
},{
"field": "Retbleed:",
"data": "Not affected"
},{
"field": "Spec rstack overflow:",
"data": "Mitigation; safe RET, no microcode"
},{
"field": "Spec store bypass:",
"data": "Mitigation; Speculative Store Bypass disabled via prctl and seccomp"
},{
"field": "Spectre v1:",
"data": "Mitigation; usercopy/swapgs barriers and __user pointer sanitization"
},{
"field": "Spectre v2:",
"data": "Mitigation; Retpolines, IBPB conditional, IBRS_FW, STIBP conditional, RSB filling, PBRSB-eIBRS Not affected"
},{
"field": "Srbds:",
"data": "Not affected"
},{
"field": "Tsx async abort:",
"data": "Not affected"
}
]
}
]
}
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment