Skip to content

Instantly share code, notes, and snippets.

@cleverca22
Created April 11, 2020 13:19
Show Gist options
  • Star 0 You must be signed in to star a gist
  • Fork 0 You must be signed in to fork a gist
  • Save cleverca22/205d0bb234a6010b07541b4635e1486c to your computer and use it in GitHub Desktop.
Save cleverca22/205d0bb234a6010b07541b4635e1486c to your computer and use it in GitHub Desktop.
rpi4 clock tree
root@raspberrypi:~# cat /sys/kernel/debug/clk/clk_summary
enable prepare protect duty
clock count count count rate accuracy phase cycle
---------------------------------------------------------------------------------------------
otg 0 0 0 480000000 0 0 50000
osc 6 6 0 54000000 0 0 50000
tsens 1 1 0 3375000 0 0 50000
otp 0 0 0 13500000 0 0 50000
timer 0 0 0 1000000 0 0 50000
pllh 4 4 0 0 0 0 50000
pllh_pix_prediv 1 1 0 0 0 0 50000
pllh_pix 0 0 0 0 0 0 50000
pllh_aux 1 1 0 0 0 0 50000
pllh_rcal_prediv 1 1 0 0 0 0 50000
pllh_rcal 0 0 0 0 0 0 50000
plld 5 5 0 2999999988 0 0 50000
plld_dsi1 1 1 0 11718750 0 0 50000
plld_dsi0 1 1 0 11718750 0 0 50000
plld_per 2 2 0 749999997 0 0 50000
uart 1 1 0 47999999 0 0 50000
plld_core 1 1 0 599999998 0 0 50000
pllc 5 5 0 3000000091 0 0 50000
pllc_per 1 1 0 600000019 0 0 50000
emmc 0 0 0 200000006 0 0 50000
pllc_core2 1 1 0 11718751 0 0 50000
pllc_core1 1 1 0 11718751 0 0 50000
pllc_core0 2 2 0 500000016 0 0 50000
vpu 3 3 0 500000000 0 0 50000
aux_spi2 0 0 0 500000000 0 0 50000
aux_spi1 0 0 0 500000000 0 0 50000
aux_uart 1 1 0 500000000 0 0 50000
peri_image 0 0 0 500000000 0 0 50000
pllb 2 2 0 2999999988 0 0 50000
pllb_arm 1 1 0 599999998 0 0 50000
plla 2 2 0 2999999988 0 0 50000
plla_ccp2 0 0 0 11718750 0 0 50000
plla_dsi0 0 0 0 11718750 0 0 50000
plla_per 0 0 0 11718750 0 0 50000
plla_core 2 2 0 499999998 0 0 50000
h264 0 0 0 499999998 0 0 50000
isp 0 0 0 499999998 0 0 50000
v3d 1 1 0 31257631 0 0 50000
dsi1p 0 0 0 0 0 0 50000
dsi0p 0 0 0 0 0 0 50000
dsi1e 0 0 0 0 0 0 50000
dsi0e 0 0 0 0 0 0 50000
cam1 0 0 0 0 0 0 50000
cam0 0 0 0 0 0 0 50000
dpi 0 0 0 0 0 0 50000
tec 0 0 0 0 0 0 50000
smi 0 0 0 0 0 0 50000
slim 0 0 0 0 0 0 50000
gp2 0 0 0 0 0 0 50000
gp1 0 0 0 0 0 0 50000
gp0 0 0 0 0 0 0 50000
dft 0 0 0 0 0 0 50000
aveo 0 0 0 0 0 0 50000
pcm 0 0 0 0 0 0 50000
pwm 0 0 0 0 0 0 50000
sdram 0 0 0 0 0 0 50000
hsm 0 0 0 0 0 0 50000
vec 0 0 0 0 0 0 50000
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment