Skip to content

Instantly share code, notes, and snippets.

@cleverca22

cleverca22/gist:2c3bd998e08a2d2c282bc735494792e3 Secret

Created December 20, 2019 09:09
Show Gist options
  • Star 0 You must be signed in to star a gist
  • Fork 0 You must be signed in to fork a gist
  • Save cleverca22/2c3bd998e08a2d2c282bc735494792e3 to your computer and use it in GitHub Desktop.
Save cleverca22/2c3bd998e08a2d2c282bc735494792e3 to your computer and use it in GitHub Desktop.
Download ZIP
Raw
gistfile1.txt
root@raspberrypi:/sys/kernel/debug/clk# cat /proc/cpuinfo
...
Hardware : BCM2835
Revision : 000e
Serial : 00000000230aad04
Model : Raspberry Pi Model B Rev 2
root@raspberrypi:/sys/kernel/debug/clk# cat clk_summary
enable prepare protect duty
clock count count count rate accuracy phase cycle
---------------------------------------------------------------------------------------------
otg 0 0 0 480000000 0 0 50000
osc 6 6 1 19200000 0 0 50000
tsens 1 1 0 1920000 0 0 50000
vec 0 0 0 19200000 0 0 50000
otp 0 0 0 4800000 0 0 50000
timer 0 0 0 1000002 0 0 50000
pllh 4 4 0 1080000000 0 0 50000
pllh_pix_prediv 1 1 0 1080000000 0 0 50000
pllh_pix 0 0 0 108000000 0 0 50000
pllh_aux 1 1 0 4218750 0 0 50000
pllh_rcal_prediv 1 1 0 4218750 0 0 50000
pllh_rcal 0 0 0 421875 0 0 50000
plld 3 3 0 2000000024 0 0 50000
plld_dsi1 0 0 0 7812501 0 0 50000
plld_dsi0 0 0 0 7812501 0 0 50000
plld_per 2 2 0 500000006 0 0 50000
hsm 0 0 0 163682866 0 0 50000
uart 1 2 0 47999625 0 0 50000
plld_core 2 2 0 500000006 0 0 50000
sdram 0 0 0 166666668 0 0 50000
pllc 3 3 1 2000000024 0 0 50000
pllc_per 1 1 0 1000000012 0 0 50000
emmc 0 0 0 200000002 0 0 50000
pllc_core2 0 0 0 7812501 0 0 50000
pllc_core1 0 0 0 7812501 0 0 50000
pllc_core0 2 2 1 1000000012 0 0 50000
vpu 2 2 1 250000000 0 0 50000
20804000.i2c_div 1 1 1 100000 0 0 50000
aux_spi2 0 0 0 250000000 0 0 50000
aux_spi1 0 0 0 250000000 0 0 50000
aux_uart 0 0 0 250000000 0 0 50000
peri_image 0 0 0 250000000 0 0 50000
pllb 2 2 0 1400000006 0 0 50000
pllb_arm 1 1 0 700000003 0 0 50000
plla 2 2 0 2000000024 0 0 50000
plla_ccp2 0 0 0 7812501 0 0 50000
plla_dsi0 0 0 0 7812501 0 0 50000
plla_per 0 0 0 7812501 0 0 50000
plla_core 1 1 0 1000000012 0 0 50000
h264 0 0 0 250000003 0 0 50000
isp 0 0 0 250000003 0 0 50000
v3d 0 0 0 250000003 0 0 50000
dsi1p 0 0 0 0 0 0 50000
dsi0p 0 0 0 0 0 0 50000
dsi1e 0 0 0 0 0 0 50000
dsi0e 0 0 0 0 0 0 50000
cam1 0 0 0 0 0 0 50000
cam0 0 0 0 0 0 0 50000
dpi 0 0 0 0 0 0 50000
tec 0 0 0 0 0 0 50000
smi 0 0 0 0 0 0 50000
slim 0 0 0 0 0 0 50000
gp2 0 0 0 0 0 0 50000
gp1 0 0 0 0 0 0 50000
gp0 0 0 0 0 0 0 50000
dft 0 0 0 0 0 0 50000
aveo 0 0 0 0 0 0 50000
pcm 0 0 0 0 0 0 50000
pwm 0 0 0 0 0 0 50000
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment