-
-
Save conor-pwbot/fa8779c4e3c75aa2e39a843cfe3a7d1b to your computer and use it in GitHub Desktop.
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Errors and warnings before: 29 this patch: 119 |
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
1 |
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
/usr/local/lib/python3.11/dist-packages/dtschema/schemas/reserved-memory/framebuffer.yaml: warning: ignoring duplicate '$id' value 'http://devicetree.org/schemas/reserved-memory/framebuffer.yaml#' | |
/usr/local/lib/python3.11/dist-packages/dtschema/schemas/reserved-memory/reserved-memory.yaml: warning: ignoring duplicate '$id' value 'http://devicetree.org/schemas/reserved-memory/reserved-memory.yaml#' | |
/usr/local/lib/python3.11/dist-packages/dtschema/schemas/reserved-memory/memory-region.yaml: warning: ignoring duplicate '$id' value 'http://devicetree.org/schemas/reserved-memory/memory-region.yaml#' | |
/usr/local/lib/python3.11/dist-packages/dtschema/schemas/reserved-memory/shared-dma-pool.yaml: warning: ignoring duplicate '$id' value 'http://devicetree.org/schemas/reserved-memory/shared-dma-pool.yaml#' | |
/tmp/tmp.Mz06MUsVj2/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: compatible:0: 'renesas,r9a07g043-mtu3' is not one of ['renesas,r9a07g044-mtu3', 'renesas,r9a07g054-mtu3'] | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
/tmp/tmp.Mz06MUsVj2/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: interrupt-names:4: 'tgiv0' was expected | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
/tmp/tmp.Mz06MUsVj2/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: interrupt-names:9: 'tgiv1' was expected | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
/tmp/tmp.Mz06MUsVj2/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: interrupt-names:10: 'tgiu1' was expected | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
/tmp/tmp.Mz06MUsVj2/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: interrupt-names:13: 'tgiv2' was expected | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
/tmp/tmp.Mz06MUsVj2/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: interrupt-names:14: 'tgiu2' was expected | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
/tmp/tmp.Mz06MUsVj2/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: interrupt-names:19: 'tgiv3' was expected | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
/tmp/tmp.Mz06MUsVj2/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: interrupt-names:24: 'tgiv4' was expected | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
/tmp/tmp.Mz06MUsVj2/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: interrupt-names:32: 'tgiv6' was expected | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
/tmp/tmp.Mz06MUsVj2/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: interrupt-names:37: 'tgiv7' was expected | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
/tmp/tmp.Mz06MUsVj2/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: interrupt-names:42: 'tgiv8' was expected | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
/tmp/tmp.Mz06MUsVj2/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: interrupt-names:43: 'tgiu8' was expected | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: /soc/timer@10001200: failed to match any schema with compatible: ['renesas,r9a07g043-mtu3', 'renesas,rz-mtu3'] | |
/usr/local/lib/python3.11/dist-packages/dtschema/schemas/reserved-memory/framebuffer.yaml: warning: ignoring duplicate '$id' value 'http://devicetree.org/schemas/reserved-memory/framebuffer.yaml#' | |
/usr/local/lib/python3.11/dist-packages/dtschema/schemas/reserved-memory/reserved-memory.yaml: warning: ignoring duplicate '$id' value 'http://devicetree.org/schemas/reserved-memory/reserved-memory.yaml#' | |
/usr/local/lib/python3.11/dist-packages/dtschema/schemas/reserved-memory/memory-region.yaml: warning: ignoring duplicate '$id' value 'http://devicetree.org/schemas/reserved-memory/memory-region.yaml#' | |
/usr/local/lib/python3.11/dist-packages/dtschema/schemas/reserved-memory/shared-dma-pool.yaml: warning: ignoring duplicate '$id' value 'http://devicetree.org/schemas/reserved-memory/shared-dma-pool.yaml#' | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-m100pfsevp.dtb: cpu@0: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-polarberry.dtb: cpu@0: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-sev-kit.dtb: cpu@0: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dtb: cpu@0: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-tysom-m.dtb: cpu@0: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-polarberry.dtb: cpu@1: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-polarberry.dtb: cpu@1: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dtb: cpu@1: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dtb: cpu@1: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-m100pfsevp.dtb: cpu@1: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-m100pfsevp.dtb: cpu@1: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-sev-kit.dtb: cpu@1: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-sev-kit.dtb: cpu@1: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-polarberry.dtb: cpu@2: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-polarberry.dtb: cpu@2: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-tysom-m.dtb: cpu@1: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-tysom-m.dtb: cpu@1: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dtb: cpu@2: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dtb: cpu@2: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-m100pfsevp.dtb: cpu@2: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-m100pfsevp.dtb: cpu@2: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-sev-kit.dtb: cpu@2: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-sev-kit.dtb: cpu@2: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-polarberry.dtb: cpu@3: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-polarberry.dtb: cpu@3: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-tysom-m.dtb: cpu@2: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-tysom-m.dtb: cpu@2: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-m100pfsevp.dtb: cpu@3: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-m100pfsevp.dtb: cpu@3: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dtb: cpu@3: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dtb: cpu@3: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-sev-kit.dtb: cpu@3: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-sev-kit.dtb: cpu@3: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-tysom-m.dtb: cpu@3: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-tysom-m.dtb: cpu@3: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: compatible:0: 'renesas,r9a07g043-mtu3' is not one of ['renesas,r9a07g044-mtu3', 'renesas,r9a07g054-mtu3'] | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: interrupt-names:4: 'tgiv0' was expected | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: interrupt-names:9: 'tgiv1' was expected | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: interrupt-names:10: 'tgiu1' was expected | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: interrupt-names:13: 'tgiv2' was expected | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: interrupt-names:14: 'tgiu2' was expected | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: interrupt-names:19: 'tgiv3' was expected | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: interrupt-names:24: 'tgiv4' was expected | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: interrupt-names:32: 'tgiv6' was expected | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: interrupt-names:37: 'tgiv7' was expected | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: interrupt-names:42: 'tgiv8' was expected | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: interrupt-names:43: 'tgiu8' was expected | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-polarberry.dtb: cpu@4: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-polarberry.dtb: cpu@4: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: /soc/timer@10001200: failed to match any schema with compatible: ['renesas,r9a07g043-mtu3', 'renesas,rz-mtu3'] | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dtb: cpu@4: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dtb: cpu@4: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-tysom-m.dtb: cpu@4: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-tysom-m.dtb: cpu@4: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-sev-kit.dtb: cpu@4: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-sev-kit.dtb: cpu@4: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-m100pfsevp.dtb: cpu@4: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-m100pfsevp.dtb: cpu@4: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
New errors added | |
--- /tmp/tmp.OjrViyFLPx 2023-09-22 03:31:42.645917318 +0000 | |
+++ /tmp/tmp.6Zba7QcXbF 2023-09-22 03:31:42.657917318 +0000 | |
@@ -4,0 +5,70 @@ | |
+arch/riscv/boot/dts/microchip/mpfs-m100pfsevp.dtb: cpu@0: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-polarberry.dtb: cpu@0: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-sev-kit.dtb: cpu@0: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dtb: cpu@0: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-tysom-m.dtb: cpu@0: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-polarberry.dtb: cpu@1: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-polarberry.dtb: cpu@1: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dtb: cpu@1: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dtb: cpu@1: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-m100pfsevp.dtb: cpu@1: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-m100pfsevp.dtb: cpu@1: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-sev-kit.dtb: cpu@1: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-sev-kit.dtb: cpu@1: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-polarberry.dtb: cpu@2: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-polarberry.dtb: cpu@2: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-tysom-m.dtb: cpu@1: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-tysom-m.dtb: cpu@1: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dtb: cpu@2: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dtb: cpu@2: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-m100pfsevp.dtb: cpu@2: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-m100pfsevp.dtb: cpu@2: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-sev-kit.dtb: cpu@2: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-sev-kit.dtb: cpu@2: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-polarberry.dtb: cpu@3: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-polarberry.dtb: cpu@3: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-tysom-m.dtb: cpu@2: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-tysom-m.dtb: cpu@2: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-m100pfsevp.dtb: cpu@3: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-m100pfsevp.dtb: cpu@3: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dtb: cpu@3: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dtb: cpu@3: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-sev-kit.dtb: cpu@3: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-sev-kit.dtb: cpu@3: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-tysom-m.dtb: cpu@3: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-tysom-m.dtb: cpu@3: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
@@ -28,0 +99,4 @@ | |
+arch/riscv/boot/dts/microchip/mpfs-polarberry.dtb: cpu@4: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-polarberry.dtb: cpu@4: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
@@ -29,0 +104,16 @@ | |
+arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dtb: cpu@4: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dtb: cpu@4: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-tysom-m.dtb: cpu@4: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-tysom-m.dtb: cpu@4: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-sev-kit.dtb: cpu@4: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-sev-kit.dtb: cpu@4: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-m100pfsevp.dtb: cpu@4: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-m100pfsevp.dtb: cpu@4: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# |
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
========== | |
dtb_warn_rv64 - FAILED | |
/usr/local/lib/python3.11/dist-packages/dtschema/schemas/reserved-memory/framebuffer.yaml: warning: ignoring duplicate '$id' value 'http://devicetree.org/schemas/reserved-memory/framebuffer.yaml#' | |
/usr/local/lib/python3.11/dist-packages/dtschema/schemas/reserved-memory/reserved-memory.yaml: warning: ignoring duplicate '$id' value 'http://devicetree.org/schemas/reserved-memory/reserved-memory.yaml#' | |
/usr/local/lib/python3.11/dist-packages/dtschema/schemas/reserved-memory/memory-region.yaml: warning: ignoring duplicate '$id' value 'http://devicetree.org/schemas/reserved-memory/memory-region.yaml#' | |
/usr/local/lib/python3.11/dist-packages/dtschema/schemas/reserved-memory/shared-dma-pool.yaml: warning: ignoring duplicate '$id' value 'http://devicetree.org/schemas/reserved-memory/shared-dma-pool.yaml#' | |
/tmp/tmp.Mz06MUsVj2/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: compatible:0: 'renesas,r9a07g043-mtu3' is not one of ['renesas,r9a07g044-mtu3', 'renesas,r9a07g054-mtu3'] | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
/tmp/tmp.Mz06MUsVj2/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: interrupt-names:4: 'tgiv0' was expected | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
/tmp/tmp.Mz06MUsVj2/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: interrupt-names:9: 'tgiv1' was expected | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
/tmp/tmp.Mz06MUsVj2/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: interrupt-names:10: 'tgiu1' was expected | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
/tmp/tmp.Mz06MUsVj2/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: interrupt-names:13: 'tgiv2' was expected | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
/tmp/tmp.Mz06MUsVj2/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: interrupt-names:14: 'tgiu2' was expected | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
/tmp/tmp.Mz06MUsVj2/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: interrupt-names:19: 'tgiv3' was expected | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
/tmp/tmp.Mz06MUsVj2/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: interrupt-names:24: 'tgiv4' was expected | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
/tmp/tmp.Mz06MUsVj2/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: interrupt-names:32: 'tgiv6' was expected | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
/tmp/tmp.Mz06MUsVj2/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: interrupt-names:37: 'tgiv7' was expected | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
/tmp/tmp.Mz06MUsVj2/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: interrupt-names:42: 'tgiv8' was expected | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
/tmp/tmp.Mz06MUsVj2/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: interrupt-names:43: 'tgiu8' was expected | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: /soc/timer@10001200: failed to match any schema with compatible: ['renesas,r9a07g043-mtu3', 'renesas,rz-mtu3'] | |
/usr/local/lib/python3.11/dist-packages/dtschema/schemas/reserved-memory/framebuffer.yaml: warning: ignoring duplicate '$id' value 'http://devicetree.org/schemas/reserved-memory/framebuffer.yaml#' | |
/usr/local/lib/python3.11/dist-packages/dtschema/schemas/reserved-memory/reserved-memory.yaml: warning: ignoring duplicate '$id' value 'http://devicetree.org/schemas/reserved-memory/reserved-memory.yaml#' | |
/usr/local/lib/python3.11/dist-packages/dtschema/schemas/reserved-memory/memory-region.yaml: warning: ignoring duplicate '$id' value 'http://devicetree.org/schemas/reserved-memory/memory-region.yaml#' | |
/usr/local/lib/python3.11/dist-packages/dtschema/schemas/reserved-memory/shared-dma-pool.yaml: warning: ignoring duplicate '$id' value 'http://devicetree.org/schemas/reserved-memory/shared-dma-pool.yaml#' | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-m100pfsevp.dtb: cpu@0: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-polarberry.dtb: cpu@0: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-sev-kit.dtb: cpu@0: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dtb: cpu@0: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-tysom-m.dtb: cpu@0: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-polarberry.dtb: cpu@1: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-polarberry.dtb: cpu@1: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dtb: cpu@1: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dtb: cpu@1: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-m100pfsevp.dtb: cpu@1: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-m100pfsevp.dtb: cpu@1: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-sev-kit.dtb: cpu@1: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-sev-kit.dtb: cpu@1: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-polarberry.dtb: cpu@2: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-polarberry.dtb: cpu@2: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-tysom-m.dtb: cpu@1: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-tysom-m.dtb: cpu@1: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dtb: cpu@2: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dtb: cpu@2: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-m100pfsevp.dtb: cpu@2: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-m100pfsevp.dtb: cpu@2: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-sev-kit.dtb: cpu@2: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-sev-kit.dtb: cpu@2: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-polarberry.dtb: cpu@3: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-polarberry.dtb: cpu@3: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-tysom-m.dtb: cpu@2: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-tysom-m.dtb: cpu@2: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-m100pfsevp.dtb: cpu@3: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-m100pfsevp.dtb: cpu@3: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dtb: cpu@3: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dtb: cpu@3: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-sev-kit.dtb: cpu@3: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-sev-kit.dtb: cpu@3: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-tysom-m.dtb: cpu@3: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-tysom-m.dtb: cpu@3: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: compatible:0: 'renesas,r9a07g043-mtu3' is not one of ['renesas,r9a07g044-mtu3', 'renesas,r9a07g054-mtu3'] | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: interrupt-names:4: 'tgiv0' was expected | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: interrupt-names:9: 'tgiv1' was expected | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: interrupt-names:10: 'tgiu1' was expected | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: interrupt-names:13: 'tgiv2' was expected | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: interrupt-names:14: 'tgiu2' was expected | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: interrupt-names:19: 'tgiv3' was expected | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: interrupt-names:24: 'tgiv4' was expected | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: interrupt-names:32: 'tgiv6' was expected | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: interrupt-names:37: 'tgiv7' was expected | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: interrupt-names:42: 'tgiv8' was expected | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: timer@10001200: interrupt-names:43: 'tgiu8' was expected | |
from schema $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-polarberry.dtb: cpu@4: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-polarberry.dtb: cpu@4: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb: /soc/timer@10001200: failed to match any schema with compatible: ['renesas,r9a07g043-mtu3', 'renesas,rz-mtu3'] | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dtb: cpu@4: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dtb: cpu@4: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-tysom-m.dtb: cpu@4: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-tysom-m.dtb: cpu@4: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-sev-kit.dtb: cpu@4: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-sev-kit.dtb: cpu@4: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-m100pfsevp.dtb: cpu@4: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
/tmp/tmp.6D1HFSmL3x/arch/riscv/boot/dts/microchip/mpfs-m100pfsevp.dtb: cpu@4: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
New errors added | |
--- /tmp/tmp.OjrViyFLPx 2023-09-22 03:31:42.645917318 +0000 | |
+++ /tmp/tmp.6Zba7QcXbF 2023-09-22 03:31:42.657917318 +0000 | |
@@ -4,0 +5,70 @@ | |
+arch/riscv/boot/dts/microchip/mpfs-m100pfsevp.dtb: cpu@0: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-polarberry.dtb: cpu@0: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-sev-kit.dtb: cpu@0: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dtb: cpu@0: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-tysom-m.dtb: cpu@0: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-polarberry.dtb: cpu@1: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-polarberry.dtb: cpu@1: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dtb: cpu@1: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dtb: cpu@1: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-m100pfsevp.dtb: cpu@1: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-m100pfsevp.dtb: cpu@1: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-sev-kit.dtb: cpu@1: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-sev-kit.dtb: cpu@1: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-polarberry.dtb: cpu@2: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-polarberry.dtb: cpu@2: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-tysom-m.dtb: cpu@1: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-tysom-m.dtb: cpu@1: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dtb: cpu@2: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dtb: cpu@2: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-m100pfsevp.dtb: cpu@2: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-m100pfsevp.dtb: cpu@2: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-sev-kit.dtb: cpu@2: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-sev-kit.dtb: cpu@2: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-polarberry.dtb: cpu@3: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-polarberry.dtb: cpu@3: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-tysom-m.dtb: cpu@2: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-tysom-m.dtb: cpu@2: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-m100pfsevp.dtb: cpu@3: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-m100pfsevp.dtb: cpu@3: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dtb: cpu@3: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dtb: cpu@3: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-sev-kit.dtb: cpu@3: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-sev-kit.dtb: cpu@3: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-tysom-m.dtb: cpu@3: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-tysom-m.dtb: cpu@3: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
@@ -28,0 +99,4 @@ | |
+arch/riscv/boot/dts/microchip/mpfs-polarberry.dtb: cpu@4: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-polarberry.dtb: cpu@4: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
@@ -29,0 +104,16 @@ | |
+arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dtb: cpu@4: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dtb: cpu@4: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-tysom-m.dtb: cpu@4: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-tysom-m.dtb: cpu@4: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-sev-kit.dtb: cpu@4: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-sev-kit.dtb: cpu@4: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-m100pfsevp.dtb: cpu@4: Unevaluated properties are not allowed ('riscv,base-isa' was unexpected) | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# | |
+arch/riscv/boot/dts/microchip/mpfs-m100pfsevp.dtb: cpu@4: 'riscv,isa-base' is a dependency of 'riscv,isa-extensions' | |
+ from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml# |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment