Skip to content

Instantly share code, notes, and snippets.

@cyring

cyring/gist:248f81814dcbc4d45f2df7df6987f915

Created June 9, 2022 15:39
Show Gist options
  • Save cyring/248f81814dcbc4d45f2df7df6987f915 to your computer and use it in GitHub Desktop.
Save cyring/248f81814dcbc4d45f2df7df6987f915 to your computer and use it in GitHub Desktop.
Download ZIP
Xeon E5-2620 v2
Raw
gistfile1.txt
Intel(R) Xeon(R) CPU E5-2620 v2 @ 2.10GHz
@cyring
Copy link
Author

cyring commented Jun 9, 2022 •
edited
Loading 

Processor                            [Intel(R) Xeon(R) CPU E5-2620 v2 @ 2.10GHz]
|- Architecture                                            [IvyBridge/EP/Romley]
|- Vendor ID                                                      [GenuineIntel]
|- Microcode                                                        [0x0000042e]
|- Signature                                                           [  06_3E]
|- Stepping                                                            [      4]
|- Online CPU                                                          [ 24/ 24]
|- Base Clock                                                          [ 99.997]
|- Frequency            (MHz)                      Ratio                        
                 Min   1199.96                    <  12 >                       
                 Max   2099.93                    <  21 >                       
|- Factory                                                             [100.000]
                       2100                       [  21 ]                       
|- Performance                                                                  
   |- P-State                                                                   
                 TGT   1199.96                    <  12 >                       
|- Turbo Boost                                                         [   LOCK]
                  1C   2599.92                    <  26 >                       
                  2C   2499.92                    <  25 >                       
                  3C   2399.92                    <  24 >                       
                  4C   2399.92                    <  24 >                       
                  5C   2399.92                    <  24 >                       
                  6C   2399.92                    <  24 >                       
                  7C   2399.92                    <  24 >                       
                  8C   2399.92                    <  24 >                       
                  9C   2399.92                    <  24 >                       
                 10C   2399.92                    <  24 >                       
                 11C   2399.92                    <  24 >                       
                 12C   2399.92                    <  24 >                       
                 13C   2399.92                    <  24 >                       
                 14C   2399.92                    <  24 >                       
                 15C   2399.92                    <  24 >                       
|- Uncore                                                              [   LOCK]
                 Min   1199.96                    [  12 ]                       
                 Max   2099.93                    [  21 ]                       
|- TDP                                                           Level [  0:0  ]
   |- Programmable                                                     [ UNLOCK]
   |- Configuration                                                    [   LOCK]
   |- Turbo Activation                                                 [   LOCK]
               Turbo      AUTO                    [   0 ]                       
                                                                                
Instruction Set Extensions                                                      
|- 3DNow!/Ext [N/N]          ADX [N]          AES [Y]  AVX/AVX2 [Y/N] 
|- AVX512-F     [N]    AVX512-DQ [N]  AVX512-IFMA [N]   AVX512-PF [N] 
|- AVX512-ER    [N]    AVX512-CD [N]    AVX512-BW [N]   AVX512-VL [N] 
|- AVX512-VBMI  [N] AVX512-VBMI2 [N]  AVX512-VNNI [N]  AVX512-ALG [N] 
|- AVX512-VPOP  [N] AVX512-VNNIW [N] AVX512-FMAPS [N] AVX512-VP2I [N] 
|- AVX512-BF16  [N] AVX-VNNI-VEX [N]      MOVDIRI [N]   MOVDIR64B [N] 
|- BMI1/BMI2  [N/N]         CLWB [N]      CLFLUSH [Y] CLFLUSH-OPT [N] 
|- CLAC-STAC    [N]         CMOV [Y]    CMPXCHG8B [Y]  CMPXCHG16B [Y] 
|- F16C         [Y]          FPU [Y]         FXSR [Y]   LAHF-SAHF [Y] 
|- MMX/Ext    [Y/N] MON/MWAITX [Y/N]        MOVBE [N]   PCLMULQDQ [Y] 
|- POPCNT       [Y]       RDRAND [Y]       RDSEED [N]      RDTSCP [Y] 
|- SEP          [Y]          SHA [N]          SSE [Y]        SSE2 [Y] 
|- SSE3         [Y]        SSSE3 [Y]  SSE4.1/4A [Y/N]      SSE4.2 [Y] 
|- SERIALIZE    [N]      SYSCALL [Y]          SGX [N]       RDPID [N] 
                                                                                
Features                                                                        
|- 1 GB Pages Support                                      1GB-PAGES   [Capable]
|- Advanced Configuration & Power Interface                     ACPI   [Capable]
|- Advanced Programmable Interrupt Controller                   APIC   [Capable]
|- APIC Timer Invariance                                        ARAT   [Capable]
|- Core Multi-Processing                                  CMP Legacy   [Missing]
|- L1 Data Cache Context ID                                  CNXT-ID   [Missing]
|- Direct Cache Access                                           DCA   [Capable]
|- Debugging Extension                                            DE   [Capable]
|- Debug Store & Precise Event Based Sampling               DS, PEBS   [Capable]
|- CPL Qualified Debug Store                                  DS-CPL   [Capable]
|- 64-Bit Debug Store                                         DTES64   [Capable]
|- Fast Short REP CMPSB                                         FSRC   [Missing]
|- Fast Short REP MOVSB                                         FSRM   [Missing]
|- Fast Short REP STOSB                                         FSRS   [Missing]
|- Fast Zero-length REP MOVSB                                   FZRM   [Missing]
|- Fast-String Operation                                        ERMS   [Capable]
|- Fused Multiply Add                                     FMA | FMA4   [Missing]
|- Hardware Feedback Interface                                   HFI   [Missing]
|- Hardware Lock Elision                                         HLE   [Missing]
|- History Reset                                              HRESET   [Missing]
|- Hybrid part processor                                      HYBRID   [Missing]
|- Instruction Based Sampling                                    IBS   [Missing]
|- Instruction INVPCID                                       INVPCID   [Missing]
|- Long Mode 64 bits                                       IA64 | LM   [Capable]
|- LightWeight Profiling                                         LWP   [Missing]
|- Machine-Check Architecture                                    MCA   [Capable]
|- Memory Protection Extensions                                  MPX   [Missing]
|- Model Specific Registers                                      MSR   [Capable]
|- Memory Type Range Registers                                  MTRR   [Capable]
|- OS-Enabled Ext. State Management                          OSXSAVE   [Capable]
|- Physical Address Extension                                    PAE   [Capable]
|- Page Attribute Table                                          PAT   [Capable]
|- Pending Break Enable                                          PBE   [Capable]
|- Platform Configuration                                    PCONFIG   [Missing]
|- Process Context Identifiers                                  PCID   [Capable]
|- Perfmon and Debug Capability                                 PDCM   [Capable]
|- Page Global Enable                                            PGE   [Capable]
|- Page Size Extension                                           PSE   [Capable]
|- 36-bit Page Size Extension                                  PSE36   [Capable]
|- Processor Serial Number                                       PSN   [Missing]
|- Resource Director Technology/PQE                            RDT-A   [Missing]
|- Resource Director Technology/PQM                            RDT-M   [Missing]
|- Restricted Transactional Memory                               RTM   [Missing]
|- Safer Mode Extensions                                         SMX   [Capable]
|- Self-Snoop                                                     SS   [Capable]
|- Supervisor-Mode Access Prevention                            SMAP   [Missing]
|- Supervisor-Mode Execution Prevention                         SMEP   [Capable]
|- Thread Director                                                TD   [Missing]
|- Time Stamp Counter                                            TSC [Invariant]
|- Time Stamp Counter Deadline                          TSC-DEADLINE   [Capable]
|- TSX Force Abort MSR Register                            TSX-ABORT   [Missing]
|- TSX Suspend Load Address Tracking                       TSX-LDTRK   [Missing]
|- User-Mode Instruction Prevention                             UMIP   [Missing]
|- Virtual Mode Extension                                        VME   [Capable]
|- Virtual Machine Extensions                                    VMX   [Capable]
|- Extended xAPIC Support                                     x2APIC   [  xAPIC]
|- Execution Disable Bit Support                              XD-Bit   [Capable]
|- XSAVE/XSTOR States                                          XSAVE   [Capable]
|- xTPR Update Control                                          xTPR   [Capable]
Mitigation mechanisms                                                           
|- Indirect Branch Restricted Speculation                       IBRS   [Capable]
|- Indirect Branch Prediction Barrier                           IBPB   [Capable]
|- Single Thread Indirect Branch Predictor                     STIBP   [Capable]
|- Speculative Store Bypass Disable                             SSBD   [Capable]
|- Writeback & invalidate the L1 data cache                L1D-FLUSH   [Capable]
|- Hypervisor - No flush L1D on VM entry            L1DFL_VMENTRY_NO   [Missing]
|- Architectural - Buffer Overwriting                       MD-CLEAR   [Capable]
|- Architectural - Rogue Data Cache Load                     RDCL_NO   [Missing]
|- Architectural - Enhanced IBRS                            IBRS_ALL   [Missing]
|- Architectural - Return Stack Buffer Alternate                RSBA   [Missing]
|- Architectural - Speculative Store Bypass                   SSB_NO   [Missing]
|- Architectural - Microarchitectural Data Sampling           MDS_NO   [Missing]
|- Architectural - TSX Asynchronous Abort                     TAA_NO   [Missing]
|- Architectural - Page Size Change MCE               PSCHANGE_MC_NO   [Missing]
|- Architectural - STLB QoS                                     STLB   [Missing]
|- Architectural - Functional Safety Island                     FuSa   [Missing]
|- Architectural - RSM in CPL0 only                              RSM   [Missing]
|- Architectural - Split Locked Access Exception                SPLA   [Missing]
|- Architectural - Snoop Filter QoS Mask                SNOOP_FILTER   [Missing]
                                                                                
Technologies                                                                    
|- Data Cache Unit                                                              
   |- L1 Prefetcher                                                L1 HW   < ON>
   |- L1 IP Prefetcher                                          L1 HW IP   < ON>
   |- L2 Prefetcher                                                L2 HW   < ON>
   |- L2 Line Prefetcher                                        L2 HW CL   < ON>
|- System Management Mode                                       SMM-Dual   [ ON]
|- Hyper-Threading                                                   HTT   [ ON]
|- SpeedStep                                                        EIST   < ON>
|- Dynamic Acceleration                                              IDA   [ ON]
|- Turbo Boost                                                     TURBO   < ON>
|- Energy Efficiency Optimization                                    EEO   <OFF>
|- Race To Halt Optimization                                         R2H   <OFF>
|- Watchdog Timer                                                    TCO   <OFF>
|- Virtualization                                                    VMX   [ ON]
   |- I/O MMU                                                       VT-d   [ ON]
   |- Version                                                     [         1.0]
   |- Hypervisor                                                           [OFF]
   |- Vendor ID                                                   [         N/A]
                                                                                
Performance Monitoring                                                          
|- Version                                                        PM       [  3]
|- Counters:          General                   Fixed                           
|           {  4,  0,  0 } x 48 bits            3 x 48 bits                     
|- Enhanced Halt State                                           C1E       < ON>
|- C1 Auto Demotion                                              C1A       < ON>
|- C3 Auto Demotion                                              C3A       < ON>
|- C1 UnDemotion                                                 C1U       < ON>
|- C3 UnDemotion                                                 C3U       < ON>
|- C6 Core Demotion                                              CC6       <OFF>
|- C6 Module Demotion                                            MC6       <OFF>
|- Legacy Frequency ID control                                   FID       [OFF]
|- Legacy Voltage ID control                                     VID       [OFF]
|- P-State Hardware Coordination Feedback                MPERF/APERF       [ ON]
|- Hardware-Controlled Performance States                        HWP       [OFF]
|- Hardware Duty Cycling                                         HDC       [OFF]
|- Package C-States                                                             
   |- Configuration Control                                   CONFIG   [   LOCK]
   |- Lowest C-State                                           LIMIT   <     C6>
   |- I/O MWAIT Redirection                                  IOMWAIT   < Enable>
   |- Max C-State Inclusion                                    RANGE   <     C6>
|- Core C-States                                                                
   |- C-States Base Address                                      BAR   [ 0x814 ]
|- MONITOR/MWAIT                                                                
   |- State index:    #0    #1    #2    #3    #4    #5    #6    #7              
   |- Sub C-State:     0     2     1     1     0     0     0     0              
|- Core Cycles                                                         [Capable]
|- Instructions Retired                                                [Capable]
|- Reference Cycles                                                    [Capable]
|- Last Level Cache References                                         [Capable]
|- Last Level Cache Misses                                             [Capable]
|- Branch Instructions Retired                                         [Capable]
|- Branch Mispredicts Retired                                          [Capable]
|- Top-down slots Counter                                              [Capable]
                                                                                
Power, Current & Thermal                                                        
|- Temperature Offset:Junction                                 TjMax [  0: 84 C]
|- Clock Modulation                                             ODCM   <Disable>
   |- DutyCycle                                                        [  0.00%]
|- Power Management                                         PWR MGMT   [   LOCK]
   |- Energy Policy                                        Bias Hint   [      0]
|- Digital Thermal Sensor                                        DTS   [Capable]
|- Power Limit Notification                                      PLN   [Capable]
|- Package Thermal Management                                    PTM   [Capable]
|- Thermal Monitor 1                                             TM1   [ Enable]
|- Thermal Monitor 2                                             TM2   [Capable]
|- Thermal Design Power                                          TDP   [   80 W]
   |- Minimum Power                                              Min   [   51 W]
   |- Maximum Power                                              Max   [  110 W]
|- Thermal Design Power                                      Package   < Enable>
   |- Power Limit                                                PL1   <   82 W>
   |- Time Window                                                TW1   <   12 s>
   |- Power Limit                                                PL2   <   99 W>
   |- Time Window                                                TW2   <   9 ms>
|- Thermal Design Power                                         Core   <Disable>
   |- Power Limit                                                PL1   <   65 W>
   |- Time Window                                                TW1   <  15 ms>
|- Thermal Design Power                                       Uncore   [Disable]
   |- Power Limit                                                PL1   [    0 W]
   |- Time Window                                                TW1   [ 976 us]
|- Thermal Design Power                                         DRAM   <Disable>
   |- Power Limit                                                PL1   <   10 W>
   |- Time Window                                                TW1   <   3 ms>
|- Thermal Design Power                                     Platform   [Disable]
   |- Power Limit                                                PL1   [    0 W]
   |- Time Window                                                TW1   [ 976 us]
   |- Power Limit                                                PL2   [    0 W]
   |- Time Window                                                TW2   [ 976 us]
|- Electrical Design Current                                     EDC   [Missing]
|- Thermal Design Current                                        TDC   [Missing]
|- Core Thermal Point                                                           
   |- DTS Threshold #1                                     Threshold   [Missing]
   |- DTS Threshold #2                                     Threshold   [Missing]
|- Package Thermal Point                                                        
   |- DTS Threshold #1                                     Threshold   [Missing]
   |- DTS Threshold #2                                     Threshold   [Missing]
|- Units                                                                        
   |- Power                                               watt   [  0.125000000]
   |- Energy                                             joule   [  0.000015259]
   |- Window                                            second   [  0.000976562]

CPU Pkg  Apic  Core/Thread  Caches      (w)rite-Back (i)nclusive              
 #   ID   ID    ID     ID  L1-Inst Way  L1-Data Way      L2  Way      L3  Way 
000:BSP    0     0      0    32768  8     32768  8    262144  8  15728640 20 i
001:  1   32     0      0    32768  8     32768  8    262144  8  15728640 20 i
002:  0    2     1      0    32768  8     32768  8    262144  8  15728640 20 i
003:  1   34     1      0    32768  8     32768  8    262144  8  15728640 20 i
004:  0    4     2      0    32768  8     32768  8    262144  8  15728640 20 i
005:  1   36     2      0    32768  8     32768  8    262144  8  15728640 20 i
006:  0    6     3      0    32768  8     32768  8    262144  8  15728640 20 i
007:  1   38     3      0    32768  8     32768  8    262144  8  15728640 20 i
008:  0    8     4      0    32768  8     32768  8    262144  8  15728640 20 i
009:  1   40     4      0    32768  8     32768  8    262144  8  15728640 20 i
010:  0   10     5      0    32768  8     32768  8    262144  8  15728640 20 i
011:  1   42     5      0    32768  8     32768  8    262144  8  15728640 20 i
012:  0    1     0      1    32768  8     32768  8    262144  8  15728640 20 i
013:  1   33     0      1    32768  8     32768  8    262144  8  15728640 20 i
014:  0    3     1      1    32768  8     32768  8    262144  8  15728640 20 i
015:  1   35     1      1    32768  8     32768  8    262144  8  15728640 20 i
016:  0    5     2      1    32768  8     32768  8    262144  8  15728640 20 i
017:  1   37     2      1    32768  8     32768  8    262144  8  15728640 20 i
018:  0    7     3      1    32768  8     32768  8    262144  8  15728640 20 i
019:  1   39     3      1    32768  8     32768  8    262144  8  15728640 20 i
020:  0    9     4      1    32768  8     32768  8    262144  8  15728640 20 i
021:  1   41     4      1    32768  8     32768  8    262144  8  15728640 20 i
022:  0   11     5      1    32768  8     32768  8    262144  8  15728640 20 i
023:  1   43     5      1    32768  8     32768  8    262144  8  15728640 20 i

                             Cave Creek  [ E00]                            
Controller #0                                                Quad Channel  
 Bus Rate  7200 MT/s      Bus Speed 7199 MT/s      REG DDR3 Speed 1599 MHz 
                                                                           
 Cha    CL  RCD   RP  RAS  RRD  RFC   WR RTPr WTPr  FAW  B2B  CWL CMD  REFI
  #0    11   11   11   28    5  208   12    6    6   24    0    8  1T  6240
  #1    11   11   11   28    5  208   12    6    6   24    0    8  1T  6240
  #2    11   11   11   28    5  208   12    6    6   24    0    8  1T  6240
  #3    11   11   11   28    5  208   12    6    6   24    0    8  1T  6240
      ddWR drWR srWR ddRW drRW srRW ddRR drRR srRR ddWW drWW srWW CKE   ECC
  #0     1    1   18    2    2    0    2    0    0    3    3    0   4    1 
  #1     1    1   18    2    2    0    2    0    0    3    3    0   4    1 
  #2     1    1   18    2    2    0    2    0    0    3    3    0   4    1 
  #3     1    1   18    2    2    0    2    0    0    3    3    0   4    1 
                                                                           
 DIMM Geometry for channel #0                                              
      Slot Bank Rank     Rows   Columns    Memory Size (MB)                
       #0     4    2    131072      2048          16384                    
       #1     4    2    131072      2048          16384                    
 DIMM Geometry for channel #1                                              
      Slot Bank Rank     Rows   Columns    Memory Size (MB)                
       #0     4    2    131072      2048          16384                    
       #1     4    2    131072      2048          16384                    
 DIMM Geometry for channel #2                                              
      Slot Bank Rank     Rows   Columns    Memory Size (MB)                
       #0     4    2    131072      2048          16384                    
       #1                                                                  
 DIMM Geometry for channel #3                                              
      Slot Bank Rank     Rows   Columns    Memory Size (MB)                
       #0     4    2    131072      2048          16384                    
       #1                                                                  
                                                                           
Controller #1                                                Quad Channel  
 Bus Rate  7200 MT/s      Bus Speed 7199 MT/s      REG DDR3 Speed 1599 MHz 
                                                                           
 Cha    CL  RCD   RP  RAS  RRD  RFC   WR RTPr WTPr  FAW  B2B  CWL CMD  REFI
  #0    11   11   11   28    5  208   12    6    6   24    0    8  1T  6240
  #1    11   11   11   28    5  208   12    6    6   24    0    8  1T  6240
  #2    11   11   11   28    5  208   12    6    6   24    0    8  1T  6240
  #3    11   11   11   28    5  208   12    6    6   24    0    8  1T  6240
      ddWR drWR srWR ddRW drRW srRW ddRR drRR srRR ddWW drWW srWW CKE   ECC
  #0     1    1   18    2    2    0    2    0    0    3    3    0   4    1 
  #1     1    1   18    2    2    0    2    0    0    3    3    0   4    1 
  #2     1    1   18    2    2    0    2    0    0    3    3    0   4    1 
  #3     1    1   18    2    2    0    2    0    0    3    3    0   4    1 
                                                                           
 DIMM Geometry for channel #0                                              
      Slot Bank Rank     Rows   Columns    Memory Size (MB)                
       #0     4    2    131072      2048          16384                    
       #1     4    2    131072      2048          16384                    
 DIMM Geometry for channel #1                                              
      Slot Bank Rank     Rows   Columns    Memory Size (MB)                
       #0     4    2    131072      2048          16384                    
       #1     4    2    131072      2048          16384                    
 DIMM Geometry for channel #2                                              
      Slot Bank Rank     Rows   Columns    Memory Size (MB)                
       #0     4    2    131072      2048          16384                    
       #1                                                                  
 DIMM Geometry for channel #3                                              
      Slot Bank Rank     Rows   Columns    Memory Size (MB)                
       #0     4    2    131072      2048          16384                    
       #1                                                                  

corefreq-cli -C 1 -n -V 1 -n -W 1 -g 1 -n -c 1 -n -i 1

CPU Freq(MHz) VID  Vcore  TMP(C)    Accumulator       Energy(J)     Power(W)
000    2.60  6640  0.8105   34  000000000000000000    0.000000000   0.000000000
001    1.05  6927  0.8456   35  000000000000000000    0.000000000   0.000000000
002    0.76  6640  0.8105   34  000000000000000000    0.000000000   0.000000000
003    1.30  6927  0.8456   35  000000000000000000    0.000000000   0.000000000
004    0.70  6640  0.8105   34  000000000000000000    0.000000000   0.000000000
005    0.92  6927  0.8456   35  000000000000000000    0.000000000   0.000000000
006    0.66  6681  0.8156   34  000000000000000000    0.000000000   0.000000000
007    1.24  6968  0.8506   35  000000000000000000    0.000000000   0.000000000
008    0.84  6681  0.8156   34  000000000000000000    0.000000000   0.000000000
009    1.06  7009  0.8556   35  000000000000000000    0.000000000   0.000000000
010    0.98  6640  0.8105   34  000000000000000000    0.000000000   0.000000000
011    1.17  6968  0.8506   35  000000000000000000    0.000000000   0.000000000
012    1.07  6681  0.8156   34  000000000000000000    0.000000000   0.000000000
013    0.97  6927  0.8456   35  000000000000000000    0.000000000   0.000000000
014    0.65  6640  0.8105   34  000000000000000000    0.000000000   0.000000000
015    1.05  6927  0.8456   35  000000000000000000    0.000000000   0.000000000
016    1.11  6681  0.8156   34  000000000000000000    0.000000000   0.000000000
017    0.97  7009  0.8556   35  000000000000000000    0.000000000   0.000000000
018    0.71  6681  0.8156   34  000000000000000000    0.000000000   0.000000000
019    0.89  7009  0.8556   35  000000000000000000    0.000000000   0.000000000
020    1.59  6681  0.8156   34  000000000000000000    0.000000000   0.000000000
021    1.62  6927  0.8456   32  000000000000000000    0.000000000   0.000000000
022    0.69  6599  0.8055   31  000000000000000000    0.000000000   0.000000000
023    1.04  6927  0.8456   33  000000000000000000    0.000000000   0.000000000

             Package       Cores         Uncore        Memory        Platform
Energy(J):   3.776550293   0.624526978   0.000000000   4.184661865   0.000000000
Power(W) :   3.776550293   0.624526978   0.000000000   4.184661865   0.000000000


CPU Freq(MHz) VID  Min     Vcore   Max
000    2.56  6640  0.8055  0.8105  0.9106
001    0.69  6927  0.8406  0.8456  0.9207
002    0.65  6640  0.8055  0.8105  0.9106
003    0.84  7009  0.8356  0.8556  0.9207
004    0.74  6681  0.8055  0.8156  0.9106
005    0.76  6968  0.8406  0.8506  0.9207
006    0.68  6681  0.8055  0.8156  0.9106
007    0.66  6968  0.8406  0.8506  0.9207
008    0.94  6681  0.8105  0.8156  0.9156
009    0.65  7009  0.8456  0.8556  0.9207
010    0.66  6640  0.8055  0.8105  0.9106
011    0.83  6968  0.8406  0.8506  0.9257
012    0.91  6681  0.8105  0.8156  0.9156
013    0.66  6968  0.8406  0.8506  0.9207
014    0.65  6640  0.8055  0.8105  0.9106
015    0.65  7009  0.8356  0.8556  0.9207
016    1.16  6681  0.8055  0.8156  0.9106
017    0.73  7009  0.8406  0.8556  0.9207
018    1.03  6681  0.8105  0.8156  0.9106
019    0.65  7009  0.8406  0.8556  0.9207
020    1.95  6681  0.8105  0.8156  0.9106
021    0.65  6927  0.8356  0.8456  0.9207
022    0.81  6640  0.8055  0.8105  0.9106
023    0.65  6927  0.8356  0.8456  0.9207


CPU Freq(MHz)    Accumulator      Min  Energy(J) Max    Min  Power(W)  Max
000    2.59  000000000000000000    0.00   0.00   0.00    0.00   0.00   0.00
001    0.79  000000000000000000    0.00   0.00   0.00    0.00   0.00   0.00
002    0.72  000000000000000000    0.00   0.00   0.00    0.00   0.00   0.00
003    0.89  000000000000000000    0.00   0.00   0.00    0.00   0.00   0.00
004    0.71  000000000000000000    0.00   0.00   0.00    0.00   0.00   0.00
005    0.74  000000000000000000    0.00   0.00   0.00    0.00   0.00   0.00
006    0.85  000000000000000000    0.00   0.00   0.00    0.00   0.00   0.00
007    1.05  000000000000000000    0.00   0.00   0.00    0.00   0.00   0.00
008    0.98  000000000000000000    0.00   0.00   0.00    0.00   0.00   0.00
009    0.72  000000000000000000    0.00   0.00   0.00    0.00   0.00   0.00
010    0.70  000000000000000000    0.00   0.00   0.00    0.00   0.00   0.00
011    0.87  000000000000000000    0.00   0.00   0.00    0.00   0.00   0.00
012    1.13  000000000000000000    0.00   0.00   0.00    0.00   0.00   0.00
013    0.73  000000000000000000    0.00   0.00   0.00    0.00   0.00   0.00
014    0.91  000000000000000000    0.00   0.00   0.00    0.00   0.00   0.00
015    0.71  000000000000000000    0.00   0.00   0.00    0.00   0.00   0.00
016    0.90  000000000000000000    0.00   0.00   0.00    0.00   0.00   0.00
017    0.80  000000000000000000    0.00   0.00   0.00    0.00   0.00   0.00
018    2.08  000000000000000000    0.00   0.00   0.00    0.00   0.00   0.00
019    0.74  000000000000000000    0.00   0.00   0.00    0.00   0.00   0.00
020    5.17  000000000000000000    0.00   0.00   0.00    0.00   0.00   0.00
021    0.72  000000000000000000    0.00   0.00   0.00    0.00   0.00   0.00
022    0.93  000000000000000000    0.00   0.00   0.00    0.00   0.00   0.00
023    0.71  000000000000000000    0.00   0.00   0.00    0.00   0.00   0.00

Energy(J)  Package            Cores               Uncore              Memory
   3.03  4.11 38.61    0.49  0.67 27.12    0.00  0.00  0.00    3.87  4.34 14.71
Power(W)
   3.03  4.11 38.61    0.49  0.67 27.12    0.00  0.00  0.00    3.87  4.34 14.71

		Cycles		State(%)
PC02	         292509903	  15.16
PC03	                 0	   0.00
PC04	                 0	   0.00
PC06	        1756166727	  82.30
PC07	                 0	   0.00
PC08	                 0	   0.00
PC09	                 0	   0.00
PC10	                 0	   0.00
MC6	                 0	   0.00
PTSC	        2099962165
UNCORE	         197003160


CPU Freq(MHz) Ratio  Turbo  C0(%)  C1(%)  C3(%)  C6(%)  C7(%)  Min TMP:TS  Max
000    2.59 ( 0.03)   0.12   0.22   0.35   0.00  99.43   0.00  32 / 34:50 / 45
001    1.78 ( 0.02)   0.08   0.15   1.25   0.00  98.61   0.00  28 / 34:50 / 42
002    0.66 ( 0.01)   0.03   0.06   0.27   0.00  99.67   0.00  32 / 34:50 / 45
003    1.25 ( 0.01)   0.06   0.10   0.84   0.00  99.05   0.00  28 / 32:52 / 44
004    0.67 ( 0.01)   0.03   0.06   0.31   0.00  99.63   0.00  32 / 34:50 / 43
005    1.03 ( 0.01)   0.05   0.09   0.82   0.00  99.09   0.00  28 / 34:50 / 45
006    0.70 ( 0.01)   0.03   0.06   0.46   0.00  99.48   0.00  31 / 34:50 / 42
007    1.34 ( 0.01)   0.06   0.11   0.89   0.00  99.00   0.00  28 / 34:50 / 43
008    0.98 ( 0.01)   0.05   0.08   0.57   0.00  99.35   0.00  32 / 34:50 / 44
009    1.05 ( 0.01)   0.05   0.09   0.83   0.00  99.08   0.00  28 / 34:50 / 43
010    1.22 ( 0.01)   0.06   0.10   0.43   0.00  99.47   0.00  30 / 34:50 / 41
011    1.18 ( 0.01)   0.06   0.10   0.39   0.00  99.51   0.00  28 / 34:50 / 43
012    0.91 ( 0.01)   0.04   0.08   0.49   0.00  99.43   0.00  32 / 34:50 / 45
013    0.93 ( 0.01)   0.04   0.08   1.32   0.00  98.61   0.00  28 / 34:50 / 41
014    0.85 ( 0.01)   0.04   0.07   0.26   0.00  99.67   0.00  32 / 34:50 / 45
015    1.06 ( 0.01)   0.05   0.09   0.86   0.00  99.06   0.00  28 / 32:52 / 44
016    0.85 ( 0.01)   0.04   0.07   0.30   0.00  99.63   0.00  32 / 34:50 / 43
017    1.13 ( 0.01)   0.05   0.09   0.81   0.00  99.10   0.00  30 / 36:48 / 46
018    1.44 ( 0.01)   0.07   0.12   0.40   0.00  99.48   0.00  31 / 33:51 / 42
019    0.87 ( 0.01)   0.04   0.07   0.93   0.00  99.00   0.00  30 / 32:52 / 42
020    2.15 ( 0.02)   0.10   0.18   0.47   0.00  99.35   0.00  32 / 33:51 / 44
021    0.87 ( 0.01)   0.04   0.07   0.83   0.00  99.10   0.00  30 / 32:52 / 43
022    0.84 ( 0.01)   0.04   0.07   0.46   0.00  99.47   0.00  28 / 31:53 / 41
023    1.08 ( 0.01)   0.05   0.09   0.38   0.00  99.53   0.00  30 / 33:51 / 44

    Averages:        Turbo  C0(%)  C1(%)  C3(%)  C6(%)  C7(%)    TjMax:    Pkg:
                      0.05   0.10   0.62   0.00  99.28   0.00      84 C    34 C


CPU     IPS            IPC            CPI
000     0.001018/s     0.471345/c     2.121587/i
001     0.000039/s     0.067926/c    14.721969/i
002     0.000037/s     0.067577/c    14.797927/i
003     0.000059/s     0.083447/c    11.983633/i
004     0.000038/s     0.067154/c    14.891164/i
005     0.000041/s     0.071900/c    13.908151/i
006     0.000037/s     0.062054/c    16.115101/i
007     0.000050/s     0.077919/c    12.833786/i
008     0.000089/s     0.102966/c     9.711909/i
009     0.000043/s     0.076323/c    13.102243/i
010     0.000476/s     0.183886/c     5.438152/i
011     0.000055/s     0.082269/c    12.155270/i
012     0.000114/s     0.110950/c     9.013084/i
013     0.000045/s     0.073684/c    13.571388/i
014     0.000062/s     0.088687/c    11.275558/i
015     0.000037/s     0.068884/c    14.517148/i
016     0.000495/s     0.284060/c     3.520388/i
017     0.000041/s     0.071654/c    13.955860/i
018     0.000199/s     0.139034/c     7.192507/i
019     0.000038/s     0.067910/c    14.725327/i
020     0.000193/s     0.134859/c     7.415131/i
021     0.000038/s     0.070651/c    14.154140/i
022     0.000043/s     0.066868/c    14.954792/i
023     0.000037/s     0.068349/c    14.630891/i

|- Release                                                     [5.10.0-14-amd64]
|- Version                               [#1 SMP Debian 5.10.113-1 (2022-04-29)]
|- Machine                                                              [x86_64]
Memory:                                                                         
|- Total RAM                                                        198024568 KB
|- Shared RAM                                                            4524 KB
|- Free RAM                                                         196120980 KB
|- Buffer RAM                                                           45216 KB
|- Total High                                                               0 KB
|- Free High                                                                0 KB
Clock Source                                                  <             tsc>
CPU-Freq driver                                               [   intel_cpufreq]
Governor                                                      [       schedutil]
CPU-Idle driver                                               [      intel_idle]
|- Idle Limit                                                 [              C6]
   |- State        POLL      C1     C1E      C3      C6                         
   |-           CPUIDLE MWAIT 0 MWAIT 0 MWAIT 0 MWAIT 0                         
   |- Power          -1       0       0       0       0                         
   |- Latency         0       1      10      59      82                         
   |- Residency       0       1      80     156     300                         

[ 0] Dell Inc.                                                                  
[ 1] 2.9.0                                                                      
[ 2] 12/06/2019                                                                 
[ 3] Dell Inc.                                                                  
[ 4] PowerEdge R720                                                             
[ 5]                                                                            
[ 6] G---J--                                                                    
[ 7] SKU=NotProvided;ModelName=PowerEdge R720                                   
[ 8]                                                                            
[ 9] Dell Inc.                                                                  
[10] 0020HJ                                                                     
[11] A02                                                                        
[12] .---7---3---0---.                                                          
[13] Number Of Devices:24\Maximum Capacity:1610612736 bytes                     
[14]                                                                            
[15]                                                                            
[16]                                                                            
[17]                                                                            
[18]                                                                            
[19]                                                                            
[20]                                                                            
[21]                                                                            
[22]                                                                            
[23]                                                                            
[24]                                                                            
[25]

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment