cyring/gist:ef3a34321b00ecfb6251b61a4290ee94

Created February 18, 2022 22:00

Star () You must be signed in to star a gist
Fork () You must be signed in to fork a gist

Learn more about clone URLs
Clone this repository at <script src="https://gist.github.com/cyring/ef3a34321b00ecfb6251b61a4290ee94.js"></script>
Save cyring/ef3a34321b00ecfb6251b61a4290ee94 to your computer and use it in GitHub Desktop.

Download ZIP

i7-12700K

Raw

gistfile1.txt

CoreFreq 1.89.4

Author

cyring commented Aug 9, 2022

Version `1.91.5`

System Information

Processor                                 [12th Gen Intel(R) Core(TM) i7-12700K]
|- Architecture                                                     [Alder Lake]
|- Vendor ID                                                      [GenuineIntel]
|- Microcode                                                        [0x00000022]
|- Signature                                                           [  06_97]
|- Stepping                                                            [      2]
|- Online CPU                                                          [ 20/ 20]
|- Base Clock                                                          [100.267]
|- Frequency            (MHz)                      Ratio                        
                 Min    802.18                    <   8 >                       
                 Max   3609.81                    <  36 >                       
|- Factory                                                             [100.000]
                       3600                       [  36 ]                       
|- Performance                                                                  
   |- P-State                                                                   
                 TGT   1103.00                    <  11 >                       
   |- HWP                                                                       
                 Min   1103.00                    <  11 >                       
                 Max   6417.44                    <  64 >                       
                 TGT      AUTO                    <   0 >                       
|- Turbo Boost                                                         [ UNLOCK]
                  1C   5013.63                    <  50 >                       
                  2C   5013.63                    <  50 >                       
                  3C   5013.63                    <  50 >                       
                  4C   5013.63                    <  50 >                       
                  5C   5013.63                    <  50 >                       
                  6C   5013.63                    <  50 >                       
                  7C   5013.63                    <  50 >                       
                  8C   5013.63                    <  50 >                       
|- Hybrid                                                              [ UNLOCK]
                  1C   3609.63                    <  36 >                       
                  2C   3609.63                    <  36 >                       
                  3C   3609.63                    <  36 >                       
                  4C   3609.63                    <  36 >                       
                  5C   3609.63                    <  36 >                       
                  6C   3609.63                    <  36 >                       
                  7C   3609.63                    <  36 >                       
                  8C   3609.63                    <  36 >                       
|- Uncore                                                              [ UNLOCK]
                 Min    802.14                    <   8 >                       
                 Max   5013.37                    <  50 >                       
|- TDP                                                           Level [  0:3  ]
   |- Programmable                                                     [ UNLOCK]
   |- Configuration                                                    [   LOCK]
   |- Turbo Activation                                                 [ UNLOCK]
             Nominal   3609.81                    [  36 ]                       
               Turbo      AUTO                    <   0 >                       
                                                                                
Instruction Set Extensions                                                      
|- 3DNow!/Ext [N/N]          ADX [Y]          AES [Y]  AVX/AVX2 [Y/Y] 
|- AVX512-F     [N]    AVX512-DQ [N]  AVX512-IFMA [N]   AVX512-PF [N] 
|- AVX512-ER    [N]    AVX512-CD [N]    AVX512-BW [N]   AVX512-VL [N] 
|- AVX512-VBMI  [N] AVX512-VBMI2 [N]  AVX512-VNNI [N]  AVX512-ALG [N] 
|- AVX512-VPOP  [N] AVX512-VNNIW [N] AVX512-FMAPS [N] AVX512-VP2I [N] 
|- AVX512-BF16  [N] AVX-VNNI-VEX [Y]      MOVDIRI [Y]   MOVDIR64B [Y] 
|- BMI1/BMI2  [Y/Y]         CLWB [Y]      CLFLUSH [Y] CLFLUSH-OPT [Y] 
|- CLAC-STAC    [Y]         CMOV [Y]    CMPXCHG8B [Y]  CMPXCHG16B [Y] 
|- F16C         [Y]          FPU [Y]         FXSR [Y]   LAHF-SAHF [Y] 
|- MMX/Ext    [Y/N] MON/MWAITX [Y/N]        MOVBE [Y]   PCLMULQDQ [Y] 
|- POPCNT       [Y]       RDRAND [Y]       RDSEED [Y]      RDTSCP [Y] 
|- SEP          [Y]          SHA [Y]          SSE [Y]        SSE2 [Y] 
|- SSE3         [Y]        SSSE3 [Y]  SSE4.1/4A [Y/N]      SSE4.2 [Y] 
|- SERIALIZE    [Y]      SYSCALL [Y]          SGX [N]       RDPID [Y] 
                                                                                
Features                                                                        
|- 1 GB Pages Support                                      1GB-PAGES   [Capable]
|- Advanced Configuration & Power Interface                     ACPI   [Capable]
|- Advanced Programmable Interrupt Controller                   APIC   [Capable]
|- APIC Timer Invariance                                        ARAT   [Capable]
|- Core Multi-Processing                                  CMP Legacy   [Missing]
|- L1 Data Cache Context ID                                  CNXT-ID   [Missing]
|- Direct Cache Access                                           DCA   [Missing]
|- Debugging Extension                                            DE   [Capable]
|- Debug Store & Precise Event Based Sampling               DS, PEBS   [Capable]
|- CPL Qualified Debug Store                                  DS-CPL   [Capable]
|- 64-Bit Debug Store                                         DTES64   [Capable]
|- Fast Short REP CMPSB                                         FSRC   [Missing]
|- Fast Short REP MOVSB                                         FSRM   [Capable]
|- Fast Short REP STOSB                                         FSRS   [Capable]
|- Fast Zero-length REP MOVSB                                   FZRM   [Missing]
|- Fast-String Operation                                        ERMS   [Capable]
|- Fused Multiply Add                                     FMA | FMA4   [Capable]
|- Hardware Feedback Interface                                   HFI   [Capable]
|- Hardware Lock Elision                                         HLE   [Missing]
|- History Reset                                              HRESET   [Capable]
|- Hybrid part processor                                      HYBRID   [Capable]
|- Instruction Based Sampling                                    IBS   [Missing]
|- Instruction INVPCID                                       INVPCID   [Capable]
|- Long Mode 64 bits                                       IA64 | LM   [Capable]
|- LightWeight Profiling                                         LWP   [Missing]
|- Machine-Check Architecture                                    MCA   [Capable]
|- Memory Protection Extensions                                  MPX   [Missing]
|- Model Specific Registers                                      MSR   [Capable]
|- Memory Type Range Registers                                  MTRR   [Capable]
|- OS-Enabled Ext. State Management                          OSXSAVE   [Capable]
|- Physical Address Extension                                    PAE   [Capable]
|- Page Attribute Table                                          PAT   [Capable]
|- Pending Break Enable                                          PBE   [Capable]
|- Platform Configuration                                    PCONFIG   [Capable]
|- Process Context Identifiers                                  PCID   [Capable]
|- Perfmon and Debug Capability                                 PDCM   [Capable]
|- Page Global Enable                                            PGE   [Capable]
|- Page Size Extension                                           PSE   [Capable]
|- 36-bit Page Size Extension                                  PSE36   [Capable]
|- Processor Serial Number                                       PSN   [Missing]
|- Resource Director Technology/PQE                            RDT-A   [Missing]
|- Resource Director Technology/PQM                            RDT-M   [Missing]
|- Restricted Transactional Memory                               RTM   [Missing]
|- Safer Mode Extensions                                         SMX   [Capable]
|- Self-Snoop                                                     SS   [Capable]
|- Supervisor-Mode Access Prevention                            SMAP   [Capable]
|- Supervisor-Mode Execution Prevention                         SMEP   [Capable]
|- Thread Director                                                TD   [Capable]
|- Time Stamp Counter                                            TSC [Invariant]
|- Time Stamp Counter Deadline                          TSC-DEADLINE   [Capable]
|- TSX Force Abort MSR Register                            TSX-ABORT   [Missing]
|- TSX Suspend Load Address Tracking                       TSX-LDTRK   [Missing]
|- User-Mode Instruction Prevention                             UMIP   [Capable]
|- Virtual Mode Extension                                        VME   [Capable]
|- Virtual Machine Extensions                                    VMX   [Capable]
|- Extended xAPIC Support                                     x2APIC   [ x2APIC]
|- Execution Disable Bit Support                              XD-Bit   [Capable]
|- XSAVE/XSTOR States                                          XSAVE   [Capable]
|- xTPR Update Control                                          xTPR   [Capable]
Mitigation mechanisms                                                           
|- Indirect Branch Restricted Speculation                       IBRS   [ Enable]
|- Indirect Branch Prediction Barrier                           IBPB   [Capable]
|- Single Thread Indirect Branch Predictor                     STIBP   [Capable]
|- Speculative Store Bypass Disable                             SSBD   [Capable]
|- Writeback & invalidate the L1 data cache                L1D-FLUSH   [Capable]
|- Hypervisor - No flush L1D on VM entry            L1DFL_VMENTRY_NO   [ Enable]
|- Architectural - Buffer Overwriting                       MD-CLEAR   [Capable]
|- Architectural - Rogue Data Cache Load                     RDCL_NO   [ Enable]
|- Architectural - Enhanced IBRS                            IBRS_ALL   [ Enable]
|- Architectural - Return Stack Buffer Alternate                RSBA   [Capable]
|- Architectural - Speculative Store Bypass                   SSB_NO   [Capable]
|- Architectural - Microarchitectural Data Sampling           MDS_NO   [ Enable]
|- Architectural - TSX Asynchronous Abort                     TAA_NO   [ Enable]
|- Architectural - Page Size Change MCE               PSCHANGE_MC_NO   [ Enable]
|- Architectural - STLB QoS                                     STLB   [Capable]
|- Architectural - Functional Safety Island                     FuSa   [Capable]
|- Architectural - RSM in CPL0 only                              RSM   [Capable]
|- Architectural - Split Locked Access Exception                SPLA   [Capable]
|- Architectural - Snoop Filter QoS Mask                SNOOP_FILTER   [Capable]
                                                                                
Technologies                                                                    
|- Data Cache Unit                                                              
   |- L1 Prefetcher                                                L1 HW   < ON>
   |- L1 IP Prefetcher                                          L1 HW IP   < ON>
   |- L2 Prefetcher                                                L2 HW   < ON>
   |- L2 Line Prefetcher                                        L2 HW CL   < ON>
|- System Management Mode                                       SMM-Dual   [ ON]
|- Hyper-Threading                                                   HTT   [ ON]
|- SpeedStep                                                        EIST   < ON>
|- Dynamic Acceleration                                              IDA   [ ON]
|- Turbo Boost Max 3.0                                             TURBO   < ON>
|- Energy Efficiency Optimization                                    EEO   <OFF>
|- Race To Halt Optimization                                         R2H   <OFF>
|- Watchdog Timer                                                    TCO   <OFF>
|- Virtualization                                                    VMX   [ ON]
   |- I/O MMU                                                       VT-d   [ ON]
   |- Version                                                     [         4.0]
   |- Hypervisor                                                           [OFF]
   |- Vendor ID                                                   [         N/A]
                                                                                
Performance Monitoring                                                          
|- Version                                                        PM       [  5]
|- Counters:          General                   Fixed                           
|           {  6,  0,  0 } x 48 bits            3 x 48 bits                     
|- Enhanced Halt State                                           C1E       < ON>
|- C1 Auto Demotion                                              C1A       < ON>
|- C3 Auto Demotion                                              C3A       <OFF>
|- C1 UnDemotion                                                 C1U       < ON>
|- C3 UnDemotion                                                 C3U       <OFF>
|- C6 Core Demotion                                              CC6       <OFF>
|- C6 Module Demotion                                            MC6       <OFF>
|- Legacy Frequency ID control                                   FID       [OFF]
|- Legacy Voltage ID control                                     VID       [OFF]
|- P-State Hardware Coordination Feedback                MPERF/APERF       [ ON]
|- Hardware-Controlled Performance States                        HWP       < ON>
   |- Capabilities      (MHz)                      Ratio                        
              Lowest    100.27                    [   1 ]                       
           Efficient   1403.74                    [  14 ]                       
          Guaranteed   4612.28                    [  46 ]                       
             Highest   6417.09                    [  64 ]                       
|- Hardware Duty Cycling                                         HDC       [OFF]
|- Package C-States                                                             
   |- Configuration Control                                   CONFIG   [   LOCK]
   |- Lowest C-State                                           LIMIT   <     C8>
   |- I/O MWAIT Redirection                                  IOMWAIT   <Disable>
   |- Max C-State Inclusion                                    RANGE   <     C6>
|- Core C-States                                                                
   |- C-States Base Address                                      BAR   [ 0x1814]
|- MONITOR/MWAIT                                                                
   |- State index:    #0    #1    #2    #3    #4    #5    #6    #7              
   |- Sub C-State:     0     2     0     2     0     1     0     1              
|- Core Cycles                                                         [Capable]
|- Instructions Retired                                                [Capable]
|- Reference Cycles                                                    [Capable]
|- Last Level Cache References                                         [Capable]
|- Last Level Cache Misses                                             [Capable]
|- Branch Instructions Retired                                         [Capable]
|- Branch Mispredicts Retired                                          [Capable]
|- Top-down slots Counter                                              [Capable]
                                                                                
Power, Current & Thermal                                                        
|- Temperature Offset:Junction                                 TjMax [  0: 90 C]
|- Clock Modulation                                             ODCM   <Disable>
   |- DutyCycle                                                        [  0.00%]
|- Power Management                                         PWR MGMT   [ UNLOCK]
   |- Energy Policy                                        Bias Hint   <      6>
   |- Energy Policy                                          HWP EPP   <    128>
|- Digital Thermal Sensor                                        DTS   [Capable]
|- Power Limit Notification                                      PLN   [Capable]
|- Package Thermal Management                                    PTM   [Capable]
|- Thermal Monitor 1                                             TM1   [ Enable]
|- Thermal Monitor 2                                             TM2   [Capable]
|- Thermal Design Power                                          TDP   [  125 W]
   |- Minimum Power                                              Min   [Missing]
   |- Maximum Power                                              Max   [Missing]
|- Thermal Design Power                                      Package   < Enable>
   |- Power Limit                                                PL1   <  130 W>
   |- Time Window                                                TW1   <   28 s>
   |- Power Limit                                                PL2   <  165 W>
   |- Time Window                                                TW2   <   2 ms>
|- Thermal Design Power                                         Core   <Disable>
   |- Power Limit                                                PL1   <    0 W>
   |- Time Window                                                TW1   < 976 us>
|- Thermal Design Power                                       Uncore   <Disable>
   |- Power Limit                                                PL1   <    0 W>
   |- Time Window                                                TW1   < 976 us>
|- Thermal Design Power                                         DRAM   <Disable>
   |- Power Limit                                                PL1   <    0 W>
   |- Time Window                                                TW1   < 976 us>
|- Thermal Design Power                                     Platform   <Disable>
   |- Power Limit                                                PL1   <    0 W>
   |- Time Window                                                TW1   <   28 s>
   |- Power Limit                                                PL2   <    0 W>
   |- Time Window                                                TW2   < 976 us>
|- Electrical Design Current                                     EDC   [Missing]
|- Thermal Design Current                                        TDC   [Missing]
|- Core Thermal Point                                                           
   |- DTS Threshold #1                                     Threshold   [Missing]
   |- DTS Threshold #2                                     Threshold   [Missing]
|- Package Thermal Point                                                        
   |- DTS Threshold #1                                     Threshold   [Missing]
   |- DTS Threshold #2                                     Threshold   [Missing]
|- Units                                                                        
   |- Power                                               watt   [  0.125000000]
   |- Energy                                             joule   [  0.000061035]
   |- Window                                            second   [  0.000976562]

Topology

CPU Pkg  Apic  Core/Thread  Caches      (w)rite-Back (i)nclusive              
 #   ID   ID  Hybrid ID/ID L1-Inst Way  L1-Data Way      L2  Way      L3  Way 
000:BSP    0  P   1   0  0   32768  8     49152 12   1310720 10  26214400 10  
001:  0    1  P   1   0  1   32768  8     49152 12   1310720 10  26214400 10  
002:  0    8  P   1   4  0   32768  8     49152 12   1310720 10  26214400 10  
003:  0    9  P   1   4  1   32768  8     49152 12   1310720 10  26214400 10  
004:  0   16  P   1   8  0   32768  8     49152 12   1310720 10  26214400 10  
005:  0   17  P   1   8  1   32768  8     49152 12   1310720 10  26214400 10  
006:  0   24  P   1  12  0   32768  8     49152 12   1310720 10  26214400 10  
007:  0   25  P   1  12  1   32768  8     49152 12   1310720 10  26214400 10  
008:  0   32  P   1  16  0   32768  8     49152 12   1310720 10  26214400 10  
009:  0   33  P   1  16  1   32768  8     49152 12   1310720 10  26214400 10  
010:  0   40  P   1  20  0   32768  8     49152 12   1310720 10  26214400 10  
011:  0   41  P   1  20  1   32768  8     49152 12   1310720 10  26214400 10  
012:  0   48  P   1  24  0   32768  8     49152 12   1310720 10  26214400 10  
013:  0   49  P   1  24  1   32768  8     49152 12   1310720 10  26214400 10  
014:  0   56  P   1  28  0   32768  8     49152 12   1310720 10  26214400 10  
015:  0   57  P   1  28  1   32768  8     49152 12   1310720 10  26214400 10  
016:  0   72  E   1  36  0   65536  8     32768  8   2097152 16  26214400 10  
017:  0   74  E   1  37  0   65536  8     32768  8   2097152 16  26214400 10  
018:  0   76  E   1  38  0   65536  8     32768  8   2097152 16  26214400 10  
019:  0   78  E   1  39  0   65536  8     32768  8   2097152 16  26214400 10

SMBIOS data

[ 0] American Megatrends International, LLC.                                    
[ 1] 1.70                                                                       
[ 2] 06/23/2022                                                                 
[ 3] Micro-Star International Co., Ltd.                                         
[ 4] MS-7D25                                                                    
[ 5] 1.0                                                                        
[ 6] D---u---s---n-                                                             
[ 7] Default string                                                             
[ 8] Default string                                                             
[ 9] Micro-Star International Co., Ltd.                                         
[10] PRO Z690-A WIFI DDR4(MS-7D25)                                              
[11] 1.0                                                                        
[12] 0---5---L---0---8-                                                         
[13] Number Of Devices:4\Maximum Capacity:134217728 bytes                       
[14]                                                                            
[15] Controller0-DIMMA2\BANK 0                                                  
[16]                                                                            
[17] Controller1-DIMMB2\BANK 0                                                  
[18]                                                                            
[19] Corsair                                                                    
[20]                                                                            
[21] Corsair                                                                    
[22]                                                                            
[23] CMK32GX4M2D3600C18                                                         
[24]                                                                            
[25] CMK32GX4M2D3600C18

Kernel data

Linux:                                                                          
|- Release                                                   [5.18.15-1-default]
|- Version       [#1 SMP PREEMPT_DYNAMIC Sat Jul 30 06:54:19 UTC 2022 (0b7935a)]
|- Machine                                                              [x86_64]
Memory:                                                                         
|- Total RAM                                                         32553180 KB
|- Shared RAM                                                         4226560 KB
|- Free RAM                                                           9508652 KB
|- Buffer RAM                                                             524 KB
|- Total High                                                               0 KB
|- Free High                                                                0 KB
Clock Source                                                  <             tsc>
CPU-Freq driver                                               [    intel_pstate]
Governor                                                      [         Missing]
CPU-Idle driver                                               [      intel_idle]
|- Idle Limit                                                 [         C3_ACPI]
   |- State        POLL C1_ACPI C2_ACPI C3_ACPI                                 
   |-           CPUIDLE ACPI FF ACPI FF ACPI FF                                 
   |- Power          -1       0       0       0                                 
   |- Latency         0       1     127     260                                 
   |- Residency       0       1     381     780

Sensors

CPU Freq(MHz) VID  Vcore  TMP(C)    Accumulator       Energy(J)     Power(W)
000   36.96  5601  0.6837   37  000000000000000000    0.000000000   0.000000000
001    1.91     0  0.0000   37  000000000000000000    0.000000000   0.000000000
002   30.10  5601  0.6837   35  000000000000000000    0.000000000   0.000000000
003   10.06     0  0.0000   35  000000000000000000    0.000000000   0.000000000
004   33.86  5601  0.6837   36  000000000000000000    0.000000000   0.000000000
005    2.18     0  0.0000   36  000000000000000000    0.000000000   0.000000000
006   24.03  5601  0.6837   36  000000000000000000    0.000000000   0.000000000
007    1.95     0  0.0000   36  000000000000000000    0.000000000   0.000000000
008   31.98  5601  0.6837   33  000000000000000000    0.000000000   0.000000000
009    0.66     0  0.0000   33  000000000000000000    0.000000000   0.000000000
010   22.00  5601  0.6837   36  000000000000000000    0.000000000   0.000000000
011    2.74     0  0.0000   36  000000000000000000    0.000000000   0.000000000
012   35.87  5601  0.6837   37  000000000000000000    0.000000000   0.000000000
013    1.12     0  0.0000   37  000000000000000000    0.000000000   0.000000000
014   13.40  5601  0.6837   33  000000000000000000    0.000000000   0.000000000
015    4.59     0  0.0000   33  000000000000000000    0.000000000   0.000000000
016   15.77  5601  0.6837   36  000000000000000000    0.000000000   0.000000000
017   16.48  5601  0.6837   36  000000000000000000    0.000000000   0.000000000
018    6.33  5601  0.6837   36  000000000000000000    0.000000000   0.000000000
019    4.18  5601  0.6837   36  000000000000000000    0.000000000   0.000000000

             Package       Cores         Uncore        Memory        Platform
Energy(J):   2.467407227   0.877014160   0.003295898   0.000000000   0.000000000
Power(W) :   2.467407227   0.877014160   0.003295898   0.000000000   0.000000000

C-States

CPU Freq(MHz) Ratio  Turbo  C0(%)  C1(%)  C3(%)  C6(%)  C7(%)  Min TMP:TS  Max
000   36.96 ( 0.37)   1.02   4.13   0.05   0.00   0.54  94.31  33 / 37:53 / 38
001    1.91 ( 0.02)   0.05   0.24   0.05   0.00   0.54  94.31  33 / 37:53 / 38
002   30.10 ( 0.30)   0.83   3.13   0.11   0.00   0.67  94.57  35 / 35:55 / 39
003   10.06 ( 0.10)   0.28   1.05   0.11   0.00   0.67  94.57  35 / 35:55 / 39
004   33.86 ( 0.34)   0.94   3.78   1.02   0.00   1.06  92.77  34 / 36:54 / 38
005    2.18 ( 0.02)   0.06   0.27   1.02   0.00   1.06  92.77  34 / 36:54 / 38
006   24.03 ( 0.24)   0.67   2.63   0.20   0.00   0.46  95.92  35 / 36:54 / 38
007    1.95 ( 0.02)   0.05   0.25   0.20   0.00   0.46  95.92  34 / 36:54 / 38
008   31.98 ( 0.32)   0.89   3.96   0.36   0.00   2.35  92.17  32 / 33:57 / 34
009    0.66 ( 0.01)   0.02   0.08   0.36   0.00   2.35  92.17  32 / 33:57 / 34
010   22.00 ( 0.22)   0.61   2.49   0.25   0.00   0.26  95.91  34 / 36:54 / 38
011    2.74 ( 0.03)   0.08   0.34   0.25   0.00   0.26  95.91  34 / 36:54 / 38
012   35.87 ( 0.36)   0.99   3.89   7.67   0.00   0.41  87.12  35 / 37:53 / 43
013    1.12 ( 0.01)   0.03   0.14   7.67   0.00   0.41  87.12  35 / 37:53 / 43
014   13.40 ( 0.13)   0.37   1.62   8.04   0.00   0.14  88.77  33 / 33:57 / 46
015    4.59 ( 0.05)   0.13   0.56   8.04   0.00   0.14  88.77  33 / 33:57 / 46
016   15.77 ( 0.16)   0.44   1.88   3.20   0.00  94.53   0.00  36 / 36:54 / 39
017   16.48 ( 0.16)   0.46   2.04   0.61   0.00  96.87   0.00  36 / 36:54 / 39
018    6.33 ( 0.06)   0.18   0.79   0.11   0.00  98.76   0.00  36 / 36:54 / 39
019    4.18 ( 0.04)   0.12   0.49   0.03   0.00  99.24   0.00  36 / 36:54 / 39

    Averages:        Turbo  C0(%)  C1(%)  C3(%)  C6(%)  C7(%)    TjMax:    Pkg:
                      0.41   1.69   1.97   0.00  20.06  74.15      90 C    39 C

Memory Controller

                             Intel Z690  [7A84]                            
Controller #0                                                Dual Channel  
 Bus Rate  3600 MHz       Bus Speed 3609 MHz           DDR4 Speed 3609 MHz 
                                                                           
 Cha    CL  RCD   RP  RAS RRDs RRDl  FAW   WR RTPr WTPr  CWL CKE  CMD  GEAR
  #0    18   22   22   42    4    9   40   24   12   46   18   7   2T     1
  #1     0    0    0    0    0    0    0    0    0    0    0   0   1T     1
      sgRR dgRR drRR ddRR      sgRW dgRW drRW ddRW      sgWR dgWR drWR ddWR
  #0     7    4   12   12        14   15   15   15        36   29    7    7
  #1     0    0    0    0         0    0    0    0         0    0    0    0
      sgWW dgWW drWW ddWW                     REFI  RFC  XS   XP CPDED  ECC
  #0     7    4   12   12                    14055  630  648   11    4    0
  #1     0    0    0    0                        0    0    0    0    0    0
                                                                           
 DIMM Geometry for channel #0                                              
      Slot Bank Rank     Rows   Columns    Memory Size (MB)                
       #0                                                                  
       #1    16    2     65536      1024          16384  CMK32GX4M2D3600C18
 DIMM Geometry for channel #1                                              
      Slot Bank Rank     Rows   Columns    Memory Size (MB)                
       #0                                                                  
       #1                                                                  
                                                                           
Controller #1                                                Dual Channel  
 Bus Rate  3600 MHz       Bus Speed 3609 MHz           DDR4 Speed 3609 MHz 
                                                                           
 Cha    CL  RCD   RP  RAS RRDs RRDl  FAW   WR RTPr WTPr  CWL CKE  CMD  GEAR
  #0    18   22   22   42    4    9   40   24   12   46   18   7   2T     1
  #1     0    0    0    0    0    0    0    0    0    0    0   0   1T     1
      sgRR dgRR drRR ddRR      sgRW dgRW drRW ddRW      sgWR dgWR drWR ddWR
  #0     7    4   12   12        14   15   15   15        36   29    7    7
  #1     0    0    0    0         0    0    0    0         0    0    0    0
      sgWW dgWW drWW ddWW                     REFI  RFC  XS   XP CPDED  ECC
  #0     7    4   12   12                    14055  630  648   11    4    0
  #1     0    0    0    0                        0    0    0    0    0    0
                                                                           
 DIMM Geometry for channel #0                                              
      Slot Bank Rank     Rows   Columns    Memory Size (MB)                
       #0                                                                  
       #1    16    2     65536      1024          16384  CMK32GX4M2D3600C18
 DIMM Geometry for channel #1                                              
      Slot Bank Rank     Rows   Columns    Memory Size (MB)                
       #0                                                                  
       #1

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment