Skip to content

Instantly share code, notes, and snippets.

@damex

damex/gist:4ef058621a834083630d0afd5b53147a Secret

Created October 7, 2020 10:50
Show Gist options
  • Star 0 You must be signed in to star a gist
  • Fork 0 You must be signed in to fork a gist
  • Save damex/4ef058621a834083630d0afd5b53147a to your computer and use it in GitHub Desktop.
Save damex/4ef058621a834083630d0afd5b53147a to your computer and use it in GitHub Desktop.
Download ZIP
Raw
gistfile1.txt
/dts-v1/;
/ {
#address-cells = <0x02>;
model = "cavium,ubnt_e300";
#size-cells = <0x02>;
interrupt-parent = <0x01>;
compatible = "cavium,ubnt_e300";
soc@0 {
#address-cells = <0x02>;
#size-cells = <0x02>;
compatible = "simple-bus";
ranges;
dma-engine@1180000000108 {
interrupts = <0x00 0x3f>;
compatible = "cavium,octeon-5750-bootbus-dma";
reg = <0x11800 0x108 0x00 0x08>;
};
mdio@1180000001800 {
#address-cells = <0x01>;
#size-cells = <0x00>;
compatible = "cavium,octeon-3860-mdio";
reg = <0x11800 0x1800 0x00 0x40>;
ethernet-phy@5 {
vitesse,reg-init = <0x1f 0x00 0x03 0x10 0xff7f 0x80 0x1f 0x00 0x00>;
interrupts = <0x11 0x08>;
interrupt-parent = <0x02>;
compatible = "vitesse,vsc8504\0ethernet-phy-ieee802.3-c22";
reg = <0x05>;
phandle = <0x04>;
linux,phandle = <0x04>;
};
ethernet-phy@6 {
vitesse,reg-init = <0x1f 0x00 0x03 0x10 0xff7f 0x80 0x1f 0x00 0x00>;
interrupts = <0x11 0x08>;
interrupt-parent = <0x02>;
compatible = "vitesse,vsc8504\0ethernet-phy-ieee802.3-c22";
reg = <0x06>;
phandle = <0x05>;
linux,phandle = <0x05>;
};
ethernet-phy@4 {
vitesse,reg-init = <0x1f 0x00 0x03 0x10 0xff7f 0x80 0x1f 0x00 0x00 0x17 0xf8ff 0x200 0x00 0x7fff 0x8000>;
interrupts = <0x11 0x08>;
interrupt-parent = <0x02>;
compatible = "vitesse,vsc8504\0ethernet-phy-ieee802.3-c22";
reg = <0x04>;
phandle = <0x03>;
linux,phandle = <0x03>;
optical-media-type = "1000bx";
};
ethernet-phy@7 {
vitesse,reg-init = <0x1f 0x00 0x03 0x10 0xff7f 0x80 0x1f 0x00 0x00>;
interrupts = <0x11 0x08>;
interrupt-parent = <0x02>;
compatible = "vitesse,vsc8504\0ethernet-phy-ieee802.3-c22";
reg = <0x07>;
phandle = <0x06>;
linux,phandle = <0x06>;
};
};
uctl@1180069000000 {
#address-cells = <0x02>;
refclk-frequency = <0x5f5e100>;
power = <0x02 0x02 0x01>;
#size-cells = <0x02>;
compatible = "cavium,octeon-7130-usb-uctl";
ranges;
reg = <0x11800 0x69000000 0x00 0x100>;
refclk-type-hs = "pll_ref_clk";
refclk-type-ss = "dlmc_ref_clk1";
xhci@1690000000000 {
interrupts = <0x09 0x04>;
interrupt-parent = <0x09>;
compatible = "cavium,octeon-7130-xhci\0synopsys,dwc3";
reg = <0x16900 0x00 0x10 0x00>;
};
};
serial@1180000000c00 {
interrupts = <0x00 0x23>;
clock-frequency = <0x17d78400>;
current-speed = <0x1c200>;
compatible = "cavium,octeon-3860-uart\0ns16550";
reg = <0x11800 0xc00 0x00 0x400>;
reg-shift = <0x03>;
};
mmc@1180000002000 {
#address-cells = <0x01>;
interrupts = <0x01 0x13 0x00 0x3f>;
#size-cells = <0x00>;
compatible = "cavium,octeon-6130-mmc";
reg = <0x11800 0x2000 0x00 0x100 0x11800 0x168 0x00 0x20>;
mmc-slot@0 {
bus-width = <0x08>;
non-removable;
spi-max-frequency = <0x18cba80>;
voltage-ranges = <0xce4 0xce4>;
compatible = "cavium,octeon-6130-mmc-slot";
cavium,bus-max-width = <0x08>;
reg = <0x00>;
};
};
interrupt-controller@107000000e600 {
cavium,max-bits = <0x04>;
interrupts = <0x02 0x10>;
interrupt-parent = <0x01>;
compatible = "cavium,octeon-7130-cib";
#interrupt-cells = <0x02>;
reg = <0x10700 0xe600 0x00 0x08 0x10700 0xe700 0x00 0x08>;
phandle = <0x07>;
linux,phandle = <0x07>;
interrupt-controller;
};
i2c@1180000001000 {
#address-cells = <0x01>;
interrupts = <0x00 0x2d>;
#size-cells = <0x00>;
clock-frequency = <0x186a0>;
compatible = "cavium,octeon-3860-twsi";
reg = <0x11800 0x1000 0x00 0x200>;
sfp_eeprom@50 {
label = "port0";
compatible = "at,24c04";
reg = <0x50>;
};
sfp_eeprom@51 {
label = "port1";
compatible = "at,24c04";
reg = <0x51>;
};
};
interrupt-controller@107000000e900 {
cavium,max-bits = <0x0b>;
interrupts = <0x01 0x11>;
interrupt-parent = <0x01>;
compatible = "cavium,octeon-7130-cib";
#interrupt-cells = <0x02>;
reg = <0x10700 0xe900 0x00 0x08 0x10700 0xeb00 0x00 0x08>;
phandle = <0x09>;
linux,phandle = <0x09>;
interrupt-controller;
};
ocla0@11800A8000000 {
interrupts = <0x08 0x01 0x09 0x01 0x0b 0x01>;
interrupt-parent = <0x0a>;
compatible = "cavium,octeon-7130-ocla";
reg = <0x11800 0xa8000000 0x00 0x500000>;
};
interrupt-controller@107000000e200 {
cavium,max-bits = <0x0c>;
interrupts = <0x01 0x34>;
interrupt-parent = <0x01>;
compatible = "cavium,octeon-7130-cib";
#interrupt-cells = <0x02>;
reg = <0x10700 0xe200 0x00 0x08 0x10700 0xe300 0x00 0x08>;
interrupt-controller;
};
bootbus@1180000000000 {
#address-cells = <0x02>;
#size-cells = <0x01>;
compatible = "cavium,octeon-3860-bootbus";
ranges = <0x00 0x00 0x10000 0x10000000 0x00 0x01 0x00 0x10000 0x20000000 0x00 0x02 0x00 0x10000 0x30000000 0x00 0x03 0x00 0x10000 0x40000000 0x00 0x0;
reg = <0x11800 0x00 0x00 0x200>;
};
dma-engine@1180000000100 {
interrupts = <0x00 0x3f>;
compatible = "cavium,octeon-5750-bootbus-dma";
reg = <0x11800 0x100 0x00 0x08>;
};
interrupt-controller@107000000e800 {
cavium,max-bits = <0x0b>;
interrupts = <0x01 0x21>;
interrupt-parent = <0x01>;
compatible = "cavium,octeon-7130-cib";
#interrupt-cells = <0x02>;
reg = <0x10700 0xe800 0x00 0x08 0x10700 0xea00 0x00 0x08>;
phandle = <0x08>;
linux,phandle = <0x08>;
interrupt-controller;
};
i2c@1180000001200 {
#address-cells = <0x01>;
interrupts = <0x00 0x3b>;
#size-cells = <0x00>;
clock-frequency = <0x186a0>;
compatible = "cavium,octeon-3860-twsi";
reg = <0x11800 0x1200 0x00 0x200>;
};
uctl@118006c000000 {
#address-cells = <0x02>;
#size-cells = <0x02>;
compatible = "cavium,octeon-7130-sata-uctl";
ranges;
reg = <0x11800 0x6c000000 0x00 0x100>;
};
mdio@1180000001900 {
#address-cells = <0x01>;
#size-cells = <0x00>;
compatible = "cavium,octeon-3860-mdio";
reg = <0x11800 0x1900 0x00 0x40>;
};
interrupt-controller@107000000e400 {
cavium,max-bits = <0x06>;
interrupts = <0x01 0x3f>;
interrupt-parent = <0x01>;
compatible = "cavium,octeon-7130-cib";
#interrupt-cells = <0x02>;
reg = <0x10700 0xe400 0x00 0x08 0x10700 0xe500 0x00 0x08>;
interrupt-controller;
};
serial@1180000000800 {
interrupts = <0x00 0x22>;
clock-frequency = <0x17d78400>;
current-speed = <0x1c200>;
compatible = "cavium,octeon-3860-uart\0ns16550";
reg = <0x11800 0x800 0x00 0x400>;
reg-shift = <0x03>;
};
interrupt-controller@1070000000000 {
compatible = "cavium,octeon-3860-ciu";
#interrupt-cells = <0x02>;
reg = <0x10700 0x00 0x00 0x7000>;
phandle = <0x01>;
linux,phandle = <0x01>;
interrupt-controller;
};
uctl@1180068000000 {
#address-cells = <0x02>;
refclk-frequency = <0x5f5e100>;
power = <0x02 0x01 0x00>;
#size-cells = <0x02>;
compatible = "cavium,octeon-7130-usb-uctl";
ranges;
reg = <0x11800 0x68000000 0x00 0x100>;
refclk-type-hs = "pll_ref_clk";
refclk-type-ss = "dlmc_ref_clk1";
xhci@1680000000000 {
interrupts = <0x09 0x04>;
interrupt-parent = <0x08>;
compatible = "cavium,octeon-7130-xhci\0synopsys,dwc3";
reg = <0x16800 0x00 0x10 0x00>;
};
};
interrupt-controller@107000000ec00 {
cavium,max-bits = <0x0f>;
interrupts = <0x02 0x11>;
interrupt-parent = <0x01>;
compatible = "cavium,octeon-7130-cib";
#interrupt-cells = <0x02>;
reg = <0x10700 0xec00 0x00 0x08 0x10700 0xee00 0x00 0x08>;
phandle = <0x0a>;
linux,phandle = <0x0a>;
interrupt-controller;
};
pip@11800a0000000 {
#address-cells = <0x01>;
#size-cells = <0x00>;
compatible = "cavium,octeon-3860-pip";
reg = <0x11800 0xa0000000 0x00 0x2000>;
interface@0 {
#address-cells = <0x01>;
#size-cells = <0x00>;
compatible = "cavium,octeon-3860-pip-interface";
reg = <0x00>;
ethernet@3 {
local-mac-address = [fc ec da 03 bf 1a];
compatible = "cavium,octeon-3860-pip-port";
reg = <0x03>;
phy-handle = <0x06>;
};
ethernet@1 {
local-mac-address = [fc ec da 03 bf 18];
compatible = "cavium,octeon-3860-pip-port";
reg = <0x01>;
phy-handle = <0x04>;
};
ethernet@2 {
local-mac-address = [fc ec da 03 bf 19];
compatible = "cavium,octeon-3860-pip-port";
reg = <0x02>;
phy-handle = <0x05>;
};
ethernet@0 {
local-mac-address = [fc ec da 03 bf 17];
compatible = "cavium,octeon-3860-pip-port";
reg = <0x00>;
phy-handle = <0x03>;
};
};
};
gpio-controller@1070000000800 {
gpio-controller;
interrupts = <0x00 0x10 0x00 0x11 0x00 0x12 0x00 0x13 0x00 0x14 0x00 0x15 0x00 0x16 0x00 0x17 0x00 0x18 0x00 0x19 0x00 0x1a 0x00 0x1b 0x00 0x1c 0x00 ;
compatible = "cavium,octeon-3860-gpio";
#interrupt-cells = <0x02>;
reg = <0x10700 0x800 0x00 0x100>;
phandle = <0x02>;
#gpio-cells = <0x02>;
linux,phandle = <0x02>;
interrupt-controller;
};
spi@1070000001000 {
#address-cells = <0x01>;
interrupts = <0x00 0x3a>;
#size-cells = <0x00>;
spi-max-frequency = <0x5f5e100>;
compatible = "cavium,octeon-3010-spi";
reg = <0x10700 0x1000 0x00 0x100>;
flash@0 {
address-width = <0x18>;
#address-cells = <0x01>;
mode = <0x00>;
#size-cells = <0x01>;
spi-max-frequency = <0x17d7840>;
compatible = "Macronix,mx25l6405d\0spi-flash";
size = <0x200000>;
pagesize = <0x10000>;
reg = <0x00>;
partition@300000 {
read-only;
label = "dummy";
reg = <0x300000 0x100000>;
};
partition@0 {
read-only;
label = "boot0";
reg = <0x00 0x300000>;
};
partition@400000 {
label = "eeprom";
reg = <0x400000 0x10000>;
};
};
};
interrupt-controller@107000000e000 {
cavium,max-bits = <0x17>;
interrupts = <0x01 0x18>;
interrupt-parent = <0x01>;
compatible = "cavium,octeon-7130-cib";
#interrupt-cells = <0x02>;
reg = <0x10700 0xe000 0x00 0x08 0x10700 0xe100 0x00 0x08>;
interrupt-controller;
};
};
gpio-leds {
compatible = "gpio-leds";
d1 {
label = "Yellow";
default-state = "keep";
gpios = <0x02 0x0b 0x00>;
};
};
aliases {
smi0 = "/soc@0/mdio@1180000001800";
uart0 = "/soc@0/serial@1180000000800";
twsi1 = "/soc@0/i2c@1180000001200";
emmc = "/soc@0/mmc@1180000002000";
spi = "/soc@0/spi@1070000001000";
pip = "/soc@0/pip@11800a0000000";
uart1 = "/soc@0/serial@1180000000c00";
twsi0 = "/soc@0/i2c@1180000001000";
};
memory {
device_type = "memory";
reg = <0x00 0x00 0x00 0x10000000 0x00 0x20000000 0x00 0x30000000>;
};
};
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment