Skip to content

Instantly share code, notes, and snippets.

@damex

damex/gist:f90e6c2828f450a3d16f23b4f60cca8c Secret

Created October 13, 2020 06:59
Show Gist options
  • Save damex/f90e6c2828f450a3d16f23b4f60cca8c to your computer and use it in GitHub Desktop.
Save damex/f90e6c2828f450a3d16f23b4f60cca8c to your computer and use it in GitHub Desktop.
Download ZIP
Raw
gistfile1.txt
// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
/dts-v1/;
/ {
compatible = "ubnt,edgerouter-4", "cavium,cn7130";
model = "Ubiquiti EdgeRouter 4";
#address-cells = <2>;
#size-cells = <2>;
interrupt-parent = <&ciu>;
memory {
device_type = "memory";
reg = <0x00 0x00000000 0x00 0x10000000>,
<0x00 0x20000000 0x00 0x30000000>;
};
soc@0 {
#address-cells = <2>;
#size-cells = <2>;
compatible = "simple-bus";
ranges;
bootbus@1180000000000 {
#address-cells = <2>;
#size-cells = <1>;
compatible = "cavium,octeon-3860-bootbus";
reg = <0x11800 0x00 0x00 0x200>;
ranges = <0x00 0x00 0x10000 0x10000000 0x00>,
<0x01 0x00 0x10000 0x20000000 0x00>,
<0x02 0x00 0x10000 0x30000000 0x00>,
<0x03 0x00 0x10000 0x40000000 0x00>,
<0x04 0x00 0x10000 0x50000000 0x00>,
<0x05 0x00 0x10000 0x60000000 0x00>,
<0x06 0x00 0x10000 0x70000000 0x00>,
<0x07 0x00 0x10000 0x80000000 0x00>;
};
dma0: dma-engine@1180000000100 {
compatible = "cavium,octeon-5750-bootbus-dma";
reg = <0x11800 0x100 0x0 0x08>;
interrupts = <0 63>;
};
dma1: dma-engine@1180000000108 {
compatible = "cavium,octeon-5750-bootbus-dma";
reg = <0x11800 0x108 0x0 0x08>;
interrupts = <0 63>;
};
ciu: interrupt-controller@1070000000000 {
#interrupt-cells = <2>;
compatible = "cavium,octeon-3860-ciu";
reg = <0x10700 0x00000000 0x0 0x7000>;
interrupt-controller;
};
cib0: interrupt-controller@107000000e000 {
#interrupt-cells = <2>;
compatible = "cavium,octeon-7130-cib";
reg = <0x10700 0xe000 0x0 0x08>, /* RAW */
<0x10700 0xe100 0x0 0x08>; /* EN */
cavium,max-bits = <23>;
interrupts = <1 24>;
interrupt-parent = <&ciu>;
interrupt-controller;
};
cib1: interrupt-controller@107000000e200 {
#interrupt-cells = <2>;
compatible = "cavium,octeon-7130-cib";
reg = <0x10700 0xe200 0x0 0x08>, /* RAW */
<0x10700 0xe300 0x0 0x08>; /* EN */
cavium,max-bits = <12>;
interrupts = <1 52>;
interrupt-parent = <&ciu>;
interrupt-controller;
};
cib2: interrupt-controller@107000000e400 {
#interrupt-cells = <2>;
compatible = "cavium,octeon-7130-cib";
reg = <0x10700 0xe400 0x0 0x08>, /* RAW */
<0x10700 0xe500 0x0 0x08>; /* EN */
cavium,max-bits = <6>;
interrupts = <1 63>;
interrupt-parent = <&ciu>;
interrupt-controller;
};
cib3: interrupt-controller@107000000e600 {
#interrupt-cells = <2>;
compatible = "cavium,octeon-7130-cib";
reg = <0x10700 0xe600 0x0 0x08>, /* RAW */
<0x10700 0xe700 0x0 0x08>; /* EN */
cavium,max-bits = <4>;
interrupts = <2 16>;
interrupt-parent = <&ciu>;
interrupt-controller;
};
cib4: interrupt-controller@107000000e800 {
#interrupt-cells = <2>;
compatible = "cavium,octeon-7130-cib";
reg = <0x10700 0xe800 0x0 0x08>,
<0x10700 0xea00 0x0 0x08>;
cavium,max-bits = <11>;
interrupts = <1 33>;
interrupt-parent = <&ciu>;
interrupt-controller;
};
cib5: interrupt-controller@107000000e900 {
#interrupt-cells = <2>;
compatible = "cavium,octeon-7130-cib";
reg = <0x10700 0xe900 0x00 0x08>, /* RAW */
<0x10700 0xeb00 0x00 0x08>; /* EN */
cavium,max-bits = <11>;
interrupts = <1 23>;
interrupt-parent = <&ciu>;
interrupt-controller;
};
cib6: interrupt-controller@107000000ec00 {
#interrupt-cells = <2>;
compatible = "cavium,octeon-7130-cib";
reg = <0x10700 0xec00 0x0 0x08>, /* RAW */
<0x10700 0xee00 0x0 0x08>; /* EN */
cavium,max-bits = <15>;
interrupts = <2 17>;
interrupt-parent = <&ciu>;
interrupt-controller;
};
gpio: gpio-controller@1070000000800 {
#interrupt-cells = <2>;
#gpio-cells = <2>;
compatible = "cavium,octeon-3860-gpio";
reg = <0x10700 0x800 0x0 0x100>;
interrupts = <0 16>, <0 17>, <0 18>, <0 19>,
<0 20>, <0 21>, <0 22>, <0 23>,
<0 24>, <0 25>, <0 26>, <0 27>,
<0 28>, <0 29>, <0 30>, <0 31>; /* RECHECK */
gpio-controller;
interrupt-controller;
};
emmc: mmc@1180000002000 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "cavium,octeon-6130-mmc";
reg = <0x11800 0x2000 0x0 0x100>,
<0x11800 0x168 0x0 0x20>;
interrupts = <1 19>, <0 63>;
mmc-slot@0 {
compatible = "mmc-slot";
non-removable;
max-frequency = <26000000>;
voltage-ranges = <3300 3300>;
bus-width = <8>;
reg = <0x00>;
};
};
smi0: mdio@1180000001800 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "cavium,octeon-3860-mdio";
reg = <0x11800 0x1800 0x0 0x40>;
phy4: ethernet-phy@4 {
vitesse,reg-init = <0x1f 0x00 0x03 0x10 0xff7f 0x80 0x1f 0x00 0x00 0x17 0xf8ff 0x200 0x00 0x7fff 0x8000>;
interrupts = <17 8>;
interrupt-parent = <&gpio>;
compatible = "vitesse,vsc8504", "ethernet-phy-ieee802.3-c22";
reg = <0x04>;
optical-media-type = "1000bx";
};
phy5: ethernet-phy@5 {
vitesse,reg-init = <0x1f 0x00 0x03 0x10 0xff7f 0x80 0x1f 0x00 0x00>;
interrupts = <17 8>;
interrupt-parent = <&gpio>;
compatible = "vitesse,vsc8504", "ethernet-phy-ieee802.3-c22";
reg = <0x05>;
};
phy6: ethernet-phy@6 {
vitesse,reg-init = <0x1f 0x00 0x03 0x10 0xff7f 0x80 0x1f 0x00 0x00>;
interrupts = <17 8>;
interrupt-parent = <&gpio>;
compatible = "vitesse,vsc8504", "ethernet-phy-ieee802.3-c22";
reg = <0x06>;
};
phy7: ethernet-phy@7 {
vitesse,reg-init = <0x1f 0x00 0x03 0x10 0xff7f 0x80 0x1f 0x00 0x00>;
interrupts = <17 8>;
interrupt-parent = <&gpio>;
compatible = "vitesse,vsc8504", "ethernet-phy-ieee802.3-c22";
reg = <0x07>;
};
};
smi1: mdio@1180000001900 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "cavium,octeon-3860-mdio";
reg = <0x11800 0x1900 0x0 0x40>;
};
pip@11800a0000000 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "cavium,octeon-3860-pip";
reg = <0x11800 0xa0000000 0x0 0x2000>;
interface@0 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "cavium,octeon-3860-pip-interface";
reg = <0x00>;
ethernet@0 {
local-mac-address = [fc ec da 03 bf 18];
compatible = "cavium,octeon-3860-pip-port";
reg = <0x01>;
phy-handle = <&phy4>;
};
ethernet@1 {
local-mac-address = [fc ec da 03 bf 19];
compatible = "cavium,octeon-3860-pip-port";
reg = <0x02>;
phy-handle = <&phy5>;
};
ethernet@2 {
local-mac-address = [fc ec da 03 bf 1a];
compatible = "cavium,octeon-3860-pip-port";
reg = <0x03>;
phy-handle = <&phy6>;
};
ethernet@3 {
local-mac-address = [fc ec da 03 bf 17];
compatible = "cavium,octeon-3860-pip-port";
reg = <0x00>;
phy-handle = <&phy7>;
};
};
};
twsi0: i2c@1180000001000 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "cavium,octeon-3860-twsi";
reg = <0x11800 0x1000 0x00 0x200>;
interrupts = <0 45>;
clock-frequency = <100000>;
sfp_eeprom@50 {
compatible = "at,24c04";
reg = <0x50>;
};
};
twsi1: i2c@1180000001200 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "cavium,octeon-3860-twsi";
reg = <0x11800 0x1200 0x00 0x200>;
interrupts = <0 59>;
clock-frequency = <100000>;
};
uctl@118006c000000 {
#address-cells = <2>;
#size-cells = <2>;
compatible = "cavium,octeon-7130-sata-uctl";
reg = <0x11800 0x6c000000 0x00 0x100>;
ranges;
};
uctl@1180068000000 {
#address-cells = <2>;
#size-cells = <2>;
compatible = "cavium,octeon-7130-usb-uctl";
reg = <0x11800 0x68000000 0x00 0x100>;
ranges;
power = <0x02 0x01 0x00>;
refclk-frequency = <100000000>;
refclk-type-hs = "pll_ref_clk";
refclk-type-ss = "dlmc_ref_clk1";
xhci@1680000000000 {
compatible = "cavium,octeon-7130-xhci", "synopsys,dwc3";
reg = <0x16800 0x0 0x10 0x00>;
interrupts = <9 4>;
interrupt-parent = <&cib4>;
};
};
uctl@1180069000000 {
#address-cells = <2>;
#size-cells = <2>;
compatible = "cavium,octeon-7130-usb-uctl";
reg = <0x11800 0x69000000 0x00 0x100>;
ranges;
power = <0x02 0x02 0x01>;
refclk-frequency = <100000000>;
refclk-type-hs = "pll_ref_clk";
refclk-type-ss = "dlmc_ref_clk1";
xhci@1690000000000 {
compatible = "cavium,octeon-7130-xhci", "synopsys,dwc3";
reg = <0x16900 0x0 0x10 0x00>;
interrupts = <9 4>;
interrupt-parent = <&cib5>;
};
};
uart0: serial@1180000000c00 {
interrupts = <0 35>;
clock-frequency = <400000000>;
current-speed = <115200>;
compatible = "cavium,octeon-3860-uart", "ns16550";
reg = <0x11800 0xc00 0x00 0x400>;
reg-shift = <0x03>;
};
uart1: serial@1180000000800 {
interrupts = <0 34>;
clock-frequency = <400000000>;
current-speed = <115200>;
compatible = "cavium,octeon-3860-uart", "ns16550";
reg = <0x11800 0x800 0x00 0x400>;
reg-shift = <0x03>;
};
ocla0@11800A8000000 {
compatible = "cavium,octeon-7130-ocla";
reg = <0x11800 0xa8000000 0x0 0x500000>;
interrupts = <0x08 0x01 0x09 0x01 0x0b 0x01>;
interrupt-parent = <&cib6>;
};
spi: spi@1070000001000 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "cavium,octeon-3010-spi";
reg = <0x10700 0x1000 0x00 0x100>;
interrupts = <0 58>;
spi-max-frequency = <100000000>;
flash@0 {
#address-cells = <1>;
#size-cells = <1>;
address-width = <24>;
mode = <0x00>;
spi-max-frequency = <25000000>;
compatible = "Macronix,mx25l6405d", "spi-flash";
size = <0x200000>;
pagesize = <0x10000>;
reg = <0x00>;
boot0: partition@0 {
read-only;
reg = <0x00 0x300000>;
};
dummy: partition@300000 {
read-only;
reg = <0x300000 0x100000>;
};
eeprom: partition@400000 {
read-only;
reg = <0x400000 0x10000>;
};
};
};
};
aliases {
smi0 = "/soc@0/mdio@1180000001800";
uart0 = "/soc@0/serial@1180000000800";
twsi1 = "/soc@0/i2c@1180000001200";
emmc = "/soc@0/mmc@1180000002000";
spi = "/soc@0/spi@1070000001000";
pip = "/soc@0/pip@11800a0000000";
uart1 = "/soc@0/serial@1180000000c00";
twsi0 = "/soc@0/i2c@1180000001000";
};
};
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment