Skip to content

Instantly share code, notes, and snippets.

@gibiansky
Created November 25, 2012 06:21
Show Gist options
  • Save gibiansky/4142603 to your computer and use it in GitHub Desktop.
Save gibiansky/4142603 to your computer and use it in GitHub Desktop.
Verilog Register and Wire Declarations
reg a, b, s;
wire out;
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment