Created
November 25, 2012 06:24
-
-
Save gibiansky/4142613 to your computer and use it in GitHub Desktop.
Verilog Initial Statement
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
initial begin | |
// Simulation code | |
end |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment