Skip to content

Instantly share code, notes, and snippets.

@gibiansky
Created November 25, 2012 06:24
Show Gist options
  • Save gibiansky/4142613 to your computer and use it in GitHub Desktop.
Save gibiansky/4142613 to your computer and use it in GitHub Desktop.
Verilog Initial Statement
initial begin
// Simulation code
end
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment