Skip to content

Instantly share code, notes, and snippets.

@gibiansky
Created November 25, 2012 06:24
Show Gist options
  • Save gibiansky/4142615 to your computer and use it in GitHub Desktop.
Save gibiansky/4142615 to your computer and use it in GitHub Desktop.
Verilog Non-Blocking Assignments
a <= 0;
b <= 1;
s <= 0;
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment