gibiansky/fib.v

Created December 9, 2012 21:46

Star () You must be signed in to star a gist
Fork () You must be signed in to fork a gist

Learn more about clone URLs
Clone this repository at <script src="https://gist.github.com/gibiansky/4247177.js"></script>
Save gibiansky/4247177 to your computer and use it in GitHub Desktop.

Download ZIP

Verilog Fibonacci Module

Raw

fib.v

	module fib(input clock, reset, input [5:0] n, output ready, output [31:0] value)
	// Computational circuit
	endmodule

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment