Skip to content

Instantly share code, notes, and snippets.

Embed
What would you like to do?
BootROM - 1.73
Booting from MMC
General initialization - Version: 1.0.0
Detected Device ID 6828
High speed PHY - Version: 2.0
Init Customer board board SerDes lanes topology details:
| Lane # | Speed| Type |
------------------------------|
| 0 | 3 | SATA0 |
| 1 | 0 | SGMII1 |
| 2 | 5 | PCIe1 |
| 3 | 5 | USB3 HOST1 |
| 4 | 5 | PCIe2 |
| 5 | 0 | SGMII2 |
-------------------------------
PCIe, Idx 1: detected no link
PCIe, Idx 2: detected no link
High speed PHY - Ended Successfully
DDR3 Training Sequence - Ver TIP-1.39.0
DDR3 Training Sequence - Switching XBAR Window to FastPath Window
DDR3 Training Sequence - Ended Successfully
BootROM: Image checksum verification PASSED
__ __ _ _
| \/ | __ _ _ ____ _____| | |
| |\/| |/ _` | ‘__\ \ / / _ \ | |
| | | | (_| | | \ V / __/ | |
|_| |_|\__,_|_| \_/ \___|_|_|
_ _ ____ _
| | | | | __ ) ___ ___ | |_
| | | |___| _ \ / _ \ / _ \| __|
| |_| |___| |_) | (_) | (_) | |_
\___/ |____/ \___/ \___/ \__|
** LOADER **
U-Boot 2013.01 (May 03 2017 - 23:56:09) Marvell version: 2015_T1.0p11
Board: A38x-Customer-Board-1
SoC: MV88F6828 Rev A0
running 2 CPUs
CPU: ARM Cortex A9 MPCore (Rev 1) LE
CPU 0
CPU @ 1600 [MHz]
L2 @ 800 [MHz]
TClock @ 250 [MHz]
DDR3 @ 800 [MHz]
DDR3 32 Bit Width,FastPath Memory Access, DLB Enabled, ECC Disabled
DRAM: 1 GiB
MMC: mv_sdh: 0
*** Warning - bad CRC, using default environment
PCI-e 0: Detected No Link.
PCI-e 1: Detected No Link.
USB2.0 0: Host Mode
USB3.0 0: Host Mode
USB3.0 1: Host Mode
Map: Code: 0x3fed4000:0x3ff98384
BSS: 0x3ffefa80
Stack: 0x3f9c3f20
Heap: 0x3f9c4000:0x3fed4000
U-Boot Environment: 0x000f0000:0x00100000 (MMC)
Board configuration detected:
Net:
| port | Interface | PHY address |
|--------|-----------|--------------|
| egiga0 | RGMII | 0x00 |
| egiga1 | SGMII | In-Band |
| egiga2 | SGMII | In-Band |
egiga0 [PRIME], egiga1, egiga2
Hit any key to stop autoboot: 0
reading ubldr.bin
217364 bytes read in 13 ms (15.9 MiB/s)
## Starting application at 0x00900000 ...
Consoles: U-Boot console
Compatible U-Boot API signature found @0x3fa44a28
FreeBSD/armv6 U-Boot loader, Revision 1.2
(root@buildbot2.netgate.com, Thu May 4 02:58:00 CDT 2017)
DRAM: 1024MB
Number of U-Boot devices: 4
U-Boot env: loaderdev not set, will probe all devices.
Found U-Boot device: disk
Probing all disk devices...
Checking unit=0 slice=<auto> partition=<auto>...disk0: read failed, error=1
Checking unit=1 slice=<auto> partition=<auto>...disk1: read failed, error=1
Checking unit=2 slice=<auto> partition=<auto>... good.
Booting from disk2s2a:
/boot/kernel/kernel data=0x1260ca4+0x5735c syms=[0x4+0xb41f0+0x4+0xceb61]
Hit [Enter] to boot immediately, or any other key for command prompt.
Booting [/boot/kernel/kernel]...
/boot/dtb/armada-388-clearfog.dtb size=0x4ddc
Loaded DTB from file ‘armada-388-clearfog.dtb’.
Kernel entry at 0x0xa00100...
Kernel args: (null)
Copyright (c) 1992-2016 The FreeBSD Project.
Copyright (c) 1979, 1980, 1983, 1986, 1988, 1989, 1991, 1992, 1993, 1994
The Regents of the University of California. All rights reserved.
FreeBSD is a registered trademark of The FreeBSD Foundation.
FreeBSD 11.0-RELEASE-p8 #0 13374153631(RELENG_2_4-armada38x): Thu May 4 03:00:34 CDT 2017
root@buildbot2.netgate.com:/xbuilder/crossbuild/work/obj-clearfog-armv6/arm.armv6/builder/factory/tmp/FreeBSD-src/sys/pfSense-ClearFog arm
FreeBSD clang version 3.8.0 (tags/RELEASE_380/final 262564) (based on LLVM 3.8.0)
CPU: Cortex A9-r4 rev 1 (Cortex-A core)
Supported features: ARM_ISA THUMB2 JAZELLE THUMBEE ARMv4 Security_Ext
WB enabled LABT branch prediction disabled
LoUU:2 LoC:2 LoUIS:2
Cache level 1:
32KB/32B 4-way data cache WB Read-Alloc Write-Alloc
32KB/32B 4-way instruction cache Read-Alloc
real memory = 1073737728 (1023 MB)
avail memory = 1027829760 (980 MB)
SOC: Marvell 88F6828, TClock 250MHz, Frequency 1600MHz
Instruction cache prefetch enabled, data cache prefetch disabled
FreeBSD/SMP: Multiprocessor System Detected: 2 CPUs
iwi_bss: You need to read the LICENSE file in /usr/share/doc/legal/intel_iwi.LICENSE.
iwi_bss: If you agree with the license, set legal.intel_iwi.license_ack=1 in /boot/loader.conf.
module_register_init: MOD_LOAD (iwi_bss_fw, 0xc013ace0, 0) error 1
iwi_ibss: You need to read the LICENSE file in /usr/share/doc/legal/intel_iwi.LICENSE.
iwi_ibss: If you agree with the license, set legal.intel_iwi.license_ack=1 in /boot/loader.conf.
module_register_init: MOD_LOAD (iwi_ibss_fw, 0xc013ad90, 0) error 1
iwi_monitor: You need to read the LICENSE file in /usr/share/doc/legal/intel_iwi.LICENSE.
iwi_monitor: If you agree with the license, set legal.intel_iwi.license_ack=1 in /boot/loader.conf.
module_register_init: MOD_LOAD (iwi_monitor_fw, 0xc013ae40, 0) error 1
random: entropy device external interface
wlan: mac acl policy registered
ipw_bss: You need to read the LICENSE file in /usr/share/doc/legal/intel_ipw.LICENSE.
ipw_bss: If you agree with the license, set legal.intel_ipw.license_ack=1 in /boot/loader.conf.
module_register_init: MOD_LOAD (ipw_bss_fw, 0xc0130e44, 0) error 1
ipw_ibss: You need to read the LICENSE file in /usr/share/doc/legal/intel_ipw.LICENSE.
ipw_ibss: If you agree with the license, set legal.intel_ipw.license_ack=1 in /boot/loader.conf.
module_register_init: MOD_LOAD (ipw_ibss_fw, 0xc0130ef4, 0) error 1
ipw_monitor: You need to read the LICENSE file in /usr/share/doc/legal/intel_ipw.LICENSE.
ipw_monitor: If you agree with the license, set legal.intel_ipw.license_ack=1 in /boot/loader.conf.
module_register_init: MOD_LOAD (ipw_monitor_fw, 0xc0130fa4, 0) error 1
ofwbus0: <Open Firmware Device Tree>
simplebus0: <Flattened device tree simple bus> on ofwbus0
simplebus1: <Flattened device tree simple bus> on simplebus0
l2cache0: <PL310 L2 cache controller> mem 0x8000-0x8fff on simplebus1
l2cache0: cannot allocate IRQ, not using interrupt
l2cache0: Part number: 0x3, release: 0x9
l2cache0: L2 Cache enabled: 1024KB/32B 16 ways
gic0: <ARM Generic Interrupt Controller> mem 0xd000-0xdfff,0xc100-0xc1ff on simplebus1
gic0: pn 0x390, arch 0x1, rev 0x2, implementer 0x43b irqs 192
mpic0: <Marvell Integrated Interrupt Controller> mem 0x20a00-0x20ccf,0x21000-0x21fff on simplebus1
mp_tmr0: <ARM MPCore Timers> mem 0xc200-0xc21f on simplebus1
Timecounter “MPCore” frequency 800000000 Hz quality 800
mp_tmr1: <ARM MPCore Timers> mem 0xc600-0xc61f on simplebus1
Event timer “MPCore” frequency 800000000 Hz quality 1000
cesa0: <Marvell Cryptographic Engine and Security Accelerator> mem 0x90000-0x90fff,0x9d000-0x9dfff on simplebus1
cesa1: <Marvell Cryptographic Engine and Security Accelerator> mem 0x92000-0x92fff,0x9f000-0x9ffff on simplebus1
twsi0: <Marvell Integrated I2C Bus Controller> mem 0x11000-0x1101f on simplebus1
iicbus0: <Philips I2C bus> on twsi0
iic0: <I2C generic I/O> on iicbus0
twsi1: <Marvell Integrated I2C Bus Controller> mem 0x11100-0x1111f on simplebus1
iicbus1: <Philips I2C bus> on twsi1
iic1: <I2C generic I/O> on iicbus1
uart0: <16550 or compatible> mem 0x12000-0x120ff on simplebus1
uart0: console (-1,n,8,1)
uart1: <16550 or compatible> mem 0x12100-0x121ff on simplebus1
wdt0: <Marvell Watchdog Timer> mem 0x20300-0x20333,0x20704-0x20707,0x18260-0x18263 on simplebus1
pmsu0: <Power Management Service Unit> mem 0x22000-0x22fff on simplebus1
mvneta0: <NETA controller> mem 0x30000-0x33fff on simplebus1
mvneta0: version is 10
mvneta0: Ethernet address: f0:56:e8:1f:13:00
mdio0: <MDIO> on mvneta0
e6000sw0: multi-chip addresing mode
e6000sw0: multi-chip addresing mode
e6000sw0: <Marvell 88E6176> on mdio0
e6000sw0: PHY at 0
miibus0: <MII bus> on e6000sw0
ukphy0: <Generic IEEE 802.3u media interface> PHY 0 on miibus0
ukphy0: none, 10baseT, 10baseT-FDX, 100baseTX, 100baseTX-FDX, 1000baseT, 1000baseT-master, 1000baseT-FDX, 1000baseT-FDX-master, auto
e6000sw0: PHY at 1
miibus1: <MII bus> on e6000sw0
ukphy1: <Generic IEEE 802.3u media interface> PHY 1 on miibus1
ukphy1: none, 10baseT, 10baseT-FDX, 100baseTX, 100baseTX-FDX, 1000baseT, 1000baseT-master, 1000baseT-FDX, 1000baseT-FDX-master, auto
e6000sw0: PHY at 2
miibus2: <MII bus> on e6000sw0
ukphy2: <Generic IEEE 802.3u media interface> PHY 2 on miibus2
ukphy2: none, 10baseT, 10baseT-FDX, 100baseTX, 100baseTX-FDX, 1000baseT, 1000baseT-master, 1000baseT-FDX, 1000baseT-FDX-master, auto
e6000sw0: PHY at 3
miibus3: <MII bus> on e6000sw0
ukphy3: <Generic IEEE 802.3u media interface> PHY 3 on miibus3
ukphy3: none, 10baseT, 10baseT-FDX, 100baseTX, 100baseTX-FDX, 1000baseT, 1000baseT-master, 1000baseT-FDX, 1000baseT-FDX-master, auto
e6000sw0: PHY at 4
miibus4: <MII bus> on e6000sw0
ukphy4: <Generic IEEE 802.3u media interface> PHY 4 on miibus4
ukphy4: none, 10baseT, 10baseT-FDX, 100baseTX, 100baseTX-FDX, 1000baseT, 1000baseT-master, 1000baseT-FDX, 1000baseT-FDX-master, auto
e6000sw0: CPU port at 5
e6000sw0: fixed port at 6
etherswitch0: <Switch controller> on e6000sw0
mvneta1: <NETA controller> mem 0x34000-0x37fff on simplebus1
mvneta1: version is 10
mvneta1: Ethernet address: 28:dd:90:7a:8f:01
ehci0: <Marvell Integrated USB 2.0 controller> mem 0x58000-0x584ff on simplebus1
usbus0: EHCI version 1.0
usbus0 on ehci0
mvneta2: <NETA controller> mem 0x70000-0x73fff on simplebus1
mvneta2: version is 10
mvneta2: Ethernet address: cc:2e:be:b4:14:02
miibus5: <MII bus> on mvneta2
ukphy5: <Generic IEEE 802.3u media interface> PHY 0 on miibus5
ukphy5: none, 10baseT, 10baseT-FDX, 100baseTX, 100baseTX-FDX, 1000baseT, 1000baseT-master, 1000baseT-FDX, 1000baseT-FDX-master, auto
rtc0: <Marvell Integrated RTC> mem 0xa3800-0xa381f,0x184a0-0x184ab on simplebus1
ahci0: <Marvell AHCI Controller> mem 0xa8000-0xa9fff on simplebus1
ahci0: AHCI v1.00 with 2 6Gbps ports, Port Multiplier supported with FBS
ahci0: quirks=0x200010<2CH,MRVL_SR_DEL>
ahcich0: <AHCI channel> at channel 0 on ahci0
ahcich1: <AHCI channel> at channel 1 on ahci0
ahci1: <Marvell AHCI Controller> mem 0xe0000-0xe1fff on simplebus1
ahci1: AHCI v1.00 with 2 6Gbps ports, Port Multiplier supported with FBS
ahci1: quirks=0x200010<2CH,MRVL_SR_DEL>
ahcich2: <AHCI channel> at channel 0 on ahci1
ahcich3: <AHCI channel> at channel 1 on ahci1
armada_thermal0: <Armada380 Thermal Control> mem 0xe4078-0xe407b,0xe4074-0xe4077 on simplebus1
sdhci_fdt0: <ARMADA38X SDHCI controller> mem 0xd8000-0xd8fff,0xdc000-0xdc0ff,0x18454-0x18457 on simplebus1
sdhci_fdt0: 1 slot(s) allocated
xhci0: <Marvell Integrated USB 3.0 controller> mem 0xf0000-0xf3fff,0xf4000-0xf7fff on simplebus1
xhci0: 32 bytes context size, 32-bit DMA
usbus1 on xhci0
xhci1: <Marvell Integrated USB 3.0 controller> mem 0xf8000-0xfbfff,0xfc000-0xfffff on simplebus1
xhci1: 32 bytes context size, 32-bit DMA
usbus2 on xhci1
pcib_ctrl0: <Marvell Integrated PCIe Bus Controller> on simplebus0
pcib0: <Marvell Integrated PCI/PCI-E Controller> on pcib_ctrl0
pci0: <PCI bus> on pcib0
pcib1: <Marvell Integrated PCI/PCI-E Controller> on pcib_ctrl0
pci1: <PCI bus> on pcib1
pcib2: <Marvell Integrated PCI/PCI-E Controller> on pcib_ctrl0
pci2: <PCI bus> on pcib2
pcib3: <Marvell Integrated PCI/PCI-E Controller> on pcib_ctrl0
pci3: <PCI bus> on pcib3
cpulist0: <Open Firmware CPU Group> on ofwbus0
cpu0: <Open Firmware CPU> on cpulist0
cpu1: <Open Firmware CPU> on cpulist0
cryptosoft0: <software crypto>
Timecounters tick every 10.000 msec
mvneta0: link state changed to UP
mvneta1: link state changed to UP
mmc0: <MMC/SD bus> on sdhci_fdt0
usbus0: 480Mbps High Speed USB v2.0
usbus1: 5.0Gbps Super Speed USB v3.0
usbus2: 5.0Gbps Super Speed USB v3.0
e6000sw0port0: link state changed to DOWN
e6000sw0port1: link state changed to DOWN
ugen2.1: <Marvell> at usbus2
uhub0: <Marvell XHCI root HUB, class 9/0, rev 3.00/1.00, addr 1> on usbus2
ugen1.1: <Marvell> at usbus1
uhub1: <Marvell XHCI root HUB, class 9/0, rev 3.00/1.00, addr 1> on usbus1
ugen0.1: <Marvell> at usbus0
uhub2: <Marvell EHCI root HUB, class 9/0, rev 2.00/1.00, addr 1> on usbus0
e6000sw0port2: link state changed to DOWN
e6000sw0port3: link state changed to DOWN
e6000sw0port4: link state changed to DOWN
mmcsd0: 8GB <SDHC SS08G 8.0 SN E48405FE MFG 11/2015 by 3 SD> at mmc0 50.0MHz/4bit/65535-block
Release APs
Trying to mount root from ufs:/dev/ufsid/590ae0d05ac22691 [rw,noatime]...
uhub0: 2 ports with 2 removable, self powered
uhub1: 2 ports with 2 removable, self powered
Configuring crash dumps...
No suitable dump device was found.
uhub2: 1 port with 1 removable, self powered
Growing root partition to fill device
GEOM_PART: mmcsd0s2 was automatically resized.
Use `gpart commit mmcsd0s2` to save changes or `gpart undo mmcsd0s2` to revert them.
mmcsd0s2 resized
mmcsd0s2a resized
growfs: no room to allocate last cylinder group; leaving 480KB unused
super-block backups (for fsck_ffs -b #) at:
1872320, 2340352, 2808384, 3276416, 3744448, 4212480, 4680512, 5148544,
5616576, 6084608, 6552640, 7020672, 7488704, 7956736, 8424768, 8892800,
9360832, 9828864, 10296896, 10764928, 11232960, 11700992, 12169024, 12637056,
13105088, 13573120, 14041152, 14509184, 14977216
e6000sw0port2: link state changed to UP
/dev/ufsid/590ae0d05ac22691: FILE SYSTEM CLEAN; SKIPPING CHECKS
/dev/ufsid/590ae0d05ac22691: clean, 1699961 free (65 frags, 212487 blocks, 0.0% fragmentation)
Filesystems are clean, continuing...
Mounting filesystems...
random: unblocking device.
___
___/ f \
/ p \___/ Sense
\___/ \
\___/
Welcome to pfSense 2.4.0-BETA...
Dump device does not exist. Savecore not run.
...ELF ldconfig path: /lib /usr/lib /usr/lib/compat /usr/local/lib /usr/local/lib/ipsec /usr/local/lib/perl5/5.24/mach/CORE
Soft Float compatibility ldconfig path:
done.
External config loader 1.0 is now starting... mmcsd0s1 mmcsd0s2 mmcsd0s2a
Launching the init system....... done.
Initializing.................. done.
Starting device manager (devd)...done.
Loading configuration......done.
Updating configuration..............done.
Cleaning backup cache...done.
Setting up extended sysctls...done.
Setting timezone...done.
Configuring loopback interface...done.
Starting syslog...done.
Starting Secure Shell Services...done.
Setting up interfaces microcode...done.
Configuring loopback interface...done.
Creating wireless clone interfaces...done.
Configuring LAGG interfaces...done.
Configuring VLAN interfaces...done.
Configuring QinQ interfaces...done.
Configuring WAN interface...done.
Configuring LAN interface...done.
Configuring CARP settings...done.
Syncing OpenVPN settings...done.
Configuring firewall......done.
Starting PFLOG...done.
Setting up gateway monitors...done.
Starting DNS Resolver...done.
Synchronizing user settings...done.
Starting webConfigurator...done.
Configuring CRON...done.
Starting NTP time client...done.
Starting DHCP service...done.
Starting DHCPv6 service...done.
Configuring firewall......done.
Generating RRD graphs...done.
Starting watchdog daemon...done.
Starting syslog...done.
Starting CRON... done.
pfSense 2.4.0-BETA arm Thu May 04 02:47:24 CDT 2017
Bootup complete
FreeBSD/arm (pfSense.localdomain) (ttyu0)
Rogue-1 - Serial: 5b8669db-30e5-11e7-b391-f056e81f1300
*** Welcome to pfSense 2.4.0-BETA (arm) on pfSense ***
WAN (wan) -> mvneta2 -> v4/DHCP4: 192.168.0.95/24
v6/DHCP6: <HIDDEN>/64
LAN (lan) -> mvneta0 -> v4: 192.168.1.1/24
v6/t6: <HIDDEN>/64
OPT1 (opt1) -> mvneta1 ->
0) Logout (SSH only) 9) pfTop
1) Assign Interfaces 10) Filter Logs
2) Set interface(s) IP address 11) Restart webConfigurator
3) Reset webConfigurator password 12) PHP shell + pfSense tools
4) Reset to factory defaults 13) Update from console
5) Reboot system 14) Enable Secure Shell (sshd)
6) Halt system 15) Restore recent configuration
7) Ping host 16) Restart PHP-FPM
8) Shell
Enter an option: 8
[2.4.0-BETA][root@pfSense.localdomain]/root: uname -a
FreeBSD pfSense.localdomain 11.0-RELEASE-p8 FreeBSD 11.0-RELEASE-p8 #0 13374153631(RELENG_2_4-armada38x): Thu May 4 03:00:34 CDT 2017 root@buildbot2.netgate.com:/xbuilder/crossbuild/work/obj-clearfog-armv6/arm.armv6/builder/factory/tmp/FreeBSD-src/sys/pfSense-ClearFog arm
[2.4.0-BETA][root@pfSense.localdomain]/root:
@CurlyMoo

This comment has been minimized.

Copy link

commented Dec 18, 2017

Can we already download this somewhere for those who also own a clearfog? And is it possible and safe to run this in production in a home environment?

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
You can’t perform that action at this time.