Skip to content

Instantly share code, notes, and snippets.

View hackfin's full-sized avatar
🧘
Having fun

Martin hackfin

🧘
Having fun
View GitHub Profile
// File: test_dpram_tdp_r2w1.v
// Generated by MyHDL 0.11
// Date: Thu Feb 27 18:01:47 2020
`timescale 1ns/10ps
module test_dpram_tdp_r2w1 (
clk,
addr,
Sorry, something went wrong. Reload?
Sorry, we cannot display this file.
Sorry, this file is invalid so it cannot be displayed.
@hackfin
hackfin / Dockerfile
Last active March 29, 2021 11:37
Dockerfile for XMLMind XML Editor (XXE) v.9.5.0
FROM alpine:20210212
RUN adduser -u 1000 -g 100 -D xxe
RUN echo "https://dl-cdn.alpinelinux.org/alpine/edge/testing" >> /etc/apk/repositories && \
apk update && \
apk add font-sun-misc openjdk15-jre ghostscript-fonts ttf-dejavu
USER xxe
Sorry, something went wrong. Reload?
Sorry, we cannot display this file.
Sorry, this file is invalid so it cannot be displayed.
@hackfin
hackfin / vectors.ipynb
Created June 26, 2021 09:35
Vector signal derival example
Sorry, something went wrong. Reload?
Sorry, we cannot display this file.
Sorry, this file is invalid so it cannot be displayed.
Sorry, something went wrong. Reload?
Sorry, we cannot display this file.
Sorry, this file is invalid so it cannot be displayed.
@hackfin
hackfin / pipeline_latency.ipynb
Created November 3, 2021 17:49
Pipeline example (with 'intrinsic' latency sanity checks)
Sorry, something went wrong. Reload?
Sorry, we cannot display this file.
Sorry, this file is invalid so it cannot be displayed.
@hackfin
hackfin / codec10b8b.ipynb
Created November 12, 2021 07:16
DVI 10b8b example
Sorry, something went wrong. Reload?
Sorry, we cannot display this file.
Sorry, this file is invalid so it cannot be displayed.
Sorry, something went wrong. Reload?
Sorry, we cannot display this file.
Sorry, this file is invalid so it cannot be displayed.
@hackfin
hackfin / gist:275002322c8d65ebbd33330e6362ae66
Created February 3, 2022 20:36
PCS blackbox hierarchy
=== design hierarchy ===
pcs_dual 1
pcs_clk_rst 1
pcs_aoi22_2 4
SEH_AOI22_S_2 1
pcs_inv_1 1
SEH_INV_S_1 1
pcs_inv_12 5
SEH_INV_S_12 1