Skip to content

Instantly share code, notes, and snippets.

@jake284773
Created March 2, 2016 16:53
Show Gist options
  • Save jake284773/27e92b6f4975a1f96229 to your computer and use it in GitHub Desktop.
Save jake284773/27e92b6f4975a1f96229 to your computer and use it in GitHub Desktop.
"cbmem -c" output from Toshiba Chromebook 2 (2014)
coreboot-13a7e0d Fri Aug 22 14:45:02 PDT 2014 starting...
Enabling VR PS2 mode: VNN VCC
ram_id=2, total_spds: 4
pm1_sts: 2900 pm1_en: 0000 pm1_cnt: 00001c00
gpe0_sts: 00000000 gpe0_en: 00000000 tco_sts: 00000000
prsts: 04410900 gen_pmcon1: 00001038 gen_pmcon2: 00000200
prev_sleep_state = S0
Boot Count incremented to 39
FMAP: Found "FMAP" version 1.0 at ffe10000.
FMAP: base = 0 size = 800000 #areas = 31
FMAP: area RW_MRC_CACHE found
FMAP: offset: 3e0000
FMAP: size: 65536 bytes
FMAP: No valid base address, using 0xff800000
FMAP: RW_MRC_CACHE at ffbe0000 (offset 3e0000)
BayTrail-MD MRC wrapper v5
Training for Memory Down designs.
Using CPU ODT 120 and DRAM ODT 120 settings.
MRC v0.97
2 channels of DDR3 @ 1333MHz
CBMEM: root @ 7afff000 254 entries.
MRC Wrapper returned 0
MRC data at fe00965f 5719 bytes
Relocate MRC DATA from fe00965f to 7afeb000 (5719 bytes)
FMAP: Found "FMAP" version 1.0 at ffe10000.
FMAP: base = 0 size = 800000 #areas = 31
FMAP: area GBB found
FMAP: offset: 611000
FMAP: size: 978944 bytes
FMAP: No valid base address, using 0xff800000
FMAP: GBB at ffe11000 (offset 611000)
FMAP: Found "FMAP" version 1.0 at ffe10000.
FMAP: base = 0 size = 800000 #areas = 31
FMAP: area VBLOCK_A found
FMAP: offset: 200000
FMAP: size: 65536 bytes
FMAP: No valid base address, using 0xff800000
FMAP: VBLOCK_A at ffa00000 (offset 200000)
FMAP: Found "FMAP" version 1.0 at ffe10000.
FMAP: base = 0 size = 800000 #areas = 31
FMAP: area VBLOCK_B found
FMAP: offset: 2f0000
FMAP: size: 65536 bytes
FMAP: No valid base address, using 0xff800000
FMAP: VBLOCK_B at ffaf0000 (offset 2f0000)
FMAP: Found "FMAP" version 1.0 at ffe10000.
FMAP: base = 0 size = 800000 #areas = 31
FMAP: area FW_MAIN_A found
FMAP: offset: 210000
FMAP: size: 786432 bytes
FMAP: No valid base address, using 0xff800000
FMAP: FW_MAIN_A at ffa10000 (offset 210000)
FMAP: Found "FMAP" version 1.0 at ffe10000.
FMAP: base = 0 size = 800000 #areas = 31
FMAP: area FW_MAIN_B found
FMAP: offset: 300000
FMAP: size: 786432 bytes
FMAP: No valid base address, using 0xff800000
FMAP: FW_MAIN_B at ffb00000 (offset 300000)
CBFS: WARNING: 'fallback/vboot' not found.
CBFS: Could not find file 'fallback/vboot'.
Could not load vboot stub.
No RW firmware selected: 0x00000003
Loading image.
Decompressing stage fallback/coreboot_ram @ 0x7af9dfc0 (278600 bytes)
Loading module at 7af9e000 with entry 7af9e000. filesize: 0x35388 memsize: 0x43048
Processing 2502 relocs with adjust value of 0x7af9d000
Saving ramstage to 7b700000.
Jumping to image.
coreboot-13a7e0d Fri Aug 22 14:45:02 PDT 2014 booting...
clocks_per_usec: 2166
CBMEM: recovering 10/254 entries from root @ 7afff000
Moving GDT to 7af9c000...ok
BS: BS_PRE_DEVICE times (us): entry 6 run 11 exit 0
microcode: sig=0x30678 pf=0x8 revision=0x829
BYT: cpuid 00030678 cpus 2 rid 0e step C0
msr(17) = 000c000090341f4a
msr(ce) = 0000060000001a00
refcode loading from cbfs.
Decompressing stage fallback/refcode @ 0x7af94fc0 (19384 bytes)
Loading module at 7af95000 with entry 7af95000. filesize: 0x49c8 memsize: 0x49e0
Processing 51 relocs with adjust value of 0x7af94000
Caching refcode at 0x7b746020(6000)
EFI Bay Trail Wrapper v2
PchEarlyInit - Start
PchEarlyInit: SOC B0 and later ModPhy Table programming
[1] Polling bit3 of R_PCH_PMC_MTPMC1 = 8
[2] Polling bit3 of R_PCH_PMC_MTPMC1 = 8
[3] Polling bit3 of R_PCH_PMC_MTPMC1 = 8
[4] Polling bit3 of R_PCH_PMC_MTPMC1 = 8
[5] Polling bit3 of R_PCH_PMC_MTPMC1 = 8
[6] Polling bit3 of R_PCH_PMC_MTPMC1 = 8
[7] Polling bit3 of R_PCH_PMC_MTPMC1 = 8
[8] Polling bit3 of R_PCH_PMC_MTPMC1 = 8
[9] Polling bit3 of R_PCH_PMC_MTPMC1 = 8
[10] Polling bit3 of R_PCH_PMC_MTPMC1 = 8
PchEarlyInit() - End
Tri-state TDO and TMS
Initializing sideband SCC registers.
BS: BS_DEV_INIT_CHIPS times (us): entry 0 run 3748 exit 0
Enumerating buses...
Show all devs...Before device enumeration.
Root Device: enabled 1
CPU_CLUSTER: 0: enabled 1
APIC: 00: enabled 1
DOMAIN: 0000: enabled 1
PCI: 00:00.0: enabled 1
PCI: 00:02.0: enabled 1
PCI: 00:11.0: enabled 0
PCI: 00:12.0: enabled 1
PCI: 00:13.0: enabled 1
PCI: 00:14.0: enabled 1
PCI: 00:15.0: enabled 1
PCI: 00:17.0: enabled 1
PCI: 00:18.0: enabled 1
PCI: 00:18.1: enabled 1
PCI: 00:18.2: enabled 1
PCI: 00:18.3: enabled 0
PCI: 00:18.4: enabled 0
PCI: 00:18.5: enabled 1
PCI: 00:18.6: enabled 1
PCI: 00:18.7: enabled 0
PCI: 00:1a.0: enabled 1
PCI: 00:1b.0: enabled 1
PCI: 00:1c.0: enabled 1
PCI: 00:1c.1: enabled 1
PCI: 00:1c.2: enabled 0
PCI: 00:1c.3: enabled 0
PCI: 00:1d.0: enabled 1
PCI: 00:1e.0: enabled 1
PCI: 00:1e.1: enabled 0
PCI: 00:1e.2: enabled 0
PCI: 00:1e.3: enabled 0
PCI: 00:1e.4: enabled 0
PCI: 00:1e.5: enabled 0
PCI: 00:1f.0: enabled 1
PNP: 00ff.1: enabled 1
PCI: 00:1f.3: enabled 0
Compare with tree...
Root Device: enabled 1
CPU_CLUSTER: 0: enabled 1
APIC: 00: enabled 1
DOMAIN: 0000: enabled 1
PCI: 00:00.0: enabled 1
PCI: 00:02.0: enabled 1
PCI: 00:11.0: enabled 0
PCI: 00:12.0: enabled 1
PCI: 00:13.0: enabled 1
PCI: 00:14.0: enabled 1
PCI: 00:15.0: enabled 1
PCI: 00:17.0: enabled 1
PCI: 00:18.0: enabled 1
PCI: 00:18.1: enabled 1
PCI: 00:18.2: enabled 1
PCI: 00:18.3: enabled 0
PCI: 00:18.4: enabled 0
PCI: 00:18.5: enabled 1
PCI: 00:18.6: enabled 1
PCI: 00:18.7: enabled 0
PCI: 00:1a.0: enabled 1
PCI: 00:1b.0: enabled 1
PCI: 00:1c.0: enabled 1
PCI: 00:1c.1: enabled 1
PCI: 00:1c.2: enabled 0
PCI: 00:1c.3: enabled 0
PCI: 00:1d.0: enabled 1
PCI: 00:1e.0: enabled 1
PCI: 00:1e.1: enabled 0
PCI: 00:1e.2: enabled 0
PCI: 00:1e.3: enabled 0
PCI: 00:1e.4: enabled 0
PCI: 00:1e.5: enabled 0
PCI: 00:1f.0: enabled 1
PNP: 00ff.1: enabled 1
PCI: 00:1f.3: enabled 0
scan_static_bus for Root Device
CPU_CLUSTER: 0 enabled
DOMAIN: 0000 enabled
DOMAIN: 0000 scanning...
PCI: pci_scan_bus for bus 00
PCI: 00:00.0 [8086/0f00] ops
PCI: 00:00.0 [8086/0f00] enabled
PCI: 00:02.0 [8086/0f31] ops
PCI: 00:02.0 [8086/0f31] enabled
PCI: 00:11.0: Disabling device: 11.0
Capability: type 0xff @ 0xfc
Power management CAP offset 0x80.
PCI: 00:12.0 [8086/0f16] ops
PCI: 00:12.0 [8086/0f16] enabled
PCI: Static device PCI: 00:13.0 not found, disabling it.
PCI: 00:14.0 [8086/0f35] ops
PCI: 00:14.0 [8086/0f35] enabled
PCI: 00:15.0 [8086/0f28] ops
PCI: 00:15.0 [8086/0f28] enabled
PCI: 00:17.0 [8086/0f50] ops
PCI: 00:17.0 [8086/0f50] enabled
PCI: 00:18.0 [8086/0000] ops
PCI: 00:18.0 [8086/0f40] enabled
PCI: 00:18.1 [8086/0000] ops
PCI: 00:18.1 [8086/0f41] enabled
PCI: 00:18.2 [8086/0000] ops
PCI: 00:18.2 [8086/0f42] enabled
PCI: 00:18.3: Disabling device: 18.3
Capability: type 0xff @ 0xfc
Power management CAP offset 0x80.
PCI: 00:18.4: Disabling device: 18.4
Capability: type 0xff @ 0xfc
Power management CAP offset 0x80.
PCI: 00:18.5 [8086/0000] ops
PCI: 00:18.5 [8086/0f45] enabled
PCI: 00:18.6 [8086/0000] ops
PCI: 00:18.6 [8086/0f46] enabled
PCI: 00:18.7: Disabling device: 18.7
Capability: type 0xff @ 0xfc
Power management CAP offset 0x80.
PCI: 00:1a.0 [8086/0f18] enabled
PCI: 00:1b.0 [8086/0f04] ops
PCI: 00:1b.0 [8086/0f04] enabled
PCI: 00:1c.0 [8086/0000] bus ops
PCI: 00:1c.0 [8086/0f48] enabled
PCI: 00:1c.1 [8086/0000] bus ops
No PCIe device present.
reg_script_run_step: POLL timeout waiting for 0x328 to be 0x1000000, got 0x0
PCI: 00:1c.1: Disabling device: 1c.1
Capability: type 0x10 @ 0x40
Capability: type 0x05 @ 0x80
Capability: type 0x0d @ 0x90
Capability: type 0x01 @ 0xa0
Power management CAP offset 0xa0.
PCI: 00:1c.1 [8086/0f4a] disabled
PCI: 00:1c.2: Disabling device: 1c.2
Capability: type 0xff @ 0xfc
Power management CAP offset 0xa0.
PCI: 00:1c.3: Disabling device: 1c.3
Capability: type 0xff @ 0xfc
Power management CAP offset 0xa0.
PCI: 00:1d.0 [8086/0f34] ops
PCI: 00:1d.0 [8086/0f34] enabled
PCI: 00:1e.0 [8086/0000] ops
PCI: 00:1e.0 [8086/0f06] enabled
PCI: 00:1e.1: Disabling device: 1e.1
Capability: type 0xff @ 0xfc
Power management CAP offset 0x80.
PCI: 00:1e.2: Disabling device: 1e.2
Capability: type 0xff @ 0xfc
Power management CAP offset 0x80.
PCI: 00:1e.3: Disabling device: 1e.3
Capability: type 0xff @ 0xfc
Power management CAP offset 0x80.
PCI: 00:1e.4: Disabling device: 1e.4
Power management CAP offset 0x80.
PCI: 00:1e.4 [8086/0000] ops
PCI: 00:1e.4 [8086/0f0c] disabled
PCI: 00:1e.5: Disabling device: 1e.5
Power management CAP offset 0x80.
PCI: 00:1e.5 [8086/0000] ops
PCI: 00:1e.5 [8086/0f0e] disabled
PCI: 00:1f.0 [8086/0f1c] bus ops
PCI: 00:1f.0 [8086/0f1c] enabled
PCI: 00:1f.3: Disabling device: 1f.3
Capability: type 0xff @ 0xfc
Power management CAP offset 0x50.
do_pci_scan_bridge for PCI: 00:1c.0
PCI: pci_scan_bus for bus 01
PCI: 01:00.0 [8086/08b1] enabled
PCI: pci_scan_bus returning with max=001
Capability: type 0x01 @ 0xc8
Capability: type 0x05 @ 0xd0
Capability: type 0x10 @ 0x40
Capability: type 0x10 @ 0x40
Enabling Common Clock Configuration
ASPM: Enabled L1
do_pci_scan_bridge returns max 1
scan_static_bus for PCI: 00:1f.0
PNP: 00ff.1 enabled
PNP: 00ff.0 enabled
scan_static_bus for PCI: 00:1f.0 done
PCI: pci_scan_bus returning with max=001
scan_static_bus for Root Device done
done
BS: BS_DEV_ENUMERATE times (us): entry 0 run 51090 exit 0
found VGA at PCI: 00:02.0
Setting up VGA for PCI: 00:02.0
Setting PCI_BRIDGE_CTL_VGA for bridge DOMAIN: 0000
Setting PCI_BRIDGE_CTL_VGA for bridge Root Device
Allocating resources...
Reading resources...
Root Device read_resources bus 0 link: 0
CPU_CLUSTER: 0 read_resources bus 0 link: 0
APIC: 00 missing read_resources
CPU_CLUSTER: 0 read_resources bus 0 link: 0 done
DOMAIN: 0000 read_resources bus 0 link: 0
PCI: 00:1c.0 read_resources bus 1 link: 0
PCI: 00:1c.0 read_resources bus 1 link: 0 done
PCI: 00:1f.0 read_resources bus 0 link: 0
PNP: 00ff.1 missing read_resources
PCI: 00:1f.0 read_resources bus 0 link: 0 done
DOMAIN: 0000 read_resources bus 0 link: 0 done
Root Device read_resources bus 0 link: 0 done
Done reading resources.
Show resources in subtree (Root Device)...After reading.
Root Device child on link 0 CPU_CLUSTER: 0
CPU_CLUSTER: 0 child on link 0 APIC: 00
APIC: 00
DOMAIN: 0000 child on link 0 PCI: 00:00.0
DOMAIN: 0000 resource base 0 size 0 align 0 gran 0 limit ffff flags 40040100 index 10000000
DOMAIN: 0000 resource base 0 size 0 align 0 gran 0 limit ffffffff flags 40040200 index 10000100
PCI: 00:00.0
PCI: 00:00.0 resource base e0000000 size 10000000 align 0 gran 0 limit 0 flags f0000200 index 27
PCI: 00:00.0 resource base 0 size a0000 align 0 gran 0 limit 0 flags e0004200 index 0
PCI: 00:00.0 resource base c0000 size 7af40000 align 0 gran 0 limit 0 flags e0004200 index 1
PCI: 00:00.0 resource base 7b000000 size 800000 align 0 gran 0 limit 0 flags f0004200 index 2
PCI: 00:00.0 resource base 7b800000 size 4800000 align 0 gran 0 limit 0 flags f0000200 index 3
PCI: 00:00.0 resource base 100000000 size 80000000 align 0 gran 0 limit 0 flags e0004200 index 4
PCI: 00:00.0 resource base a0000 size 20000 align 0 gran 0 limit 0 flags f0000200 index 5
PCI: 00:00.0 resource base c0000 size 40000 align 0 gran 0 limit 0 flags f0004200 index 6
PCI: 00:02.0
PCI: 00:02.0 resource base 0 size 400000 align 22 gran 22 limit ffffffff flags 200 index 10
PCI: 00:02.0 resource base 0 size 10000000 align 28 gran 28 limit ffffffff flags 1200 index 18
PCI: 00:02.0 resource base 0 size 8 align 3 gran 3 limit ffff flags 100 index 20
PCI: 00:11.0
PCI: 00:12.0
PCI: 00:12.0 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 10
PCI: 00:12.0 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 14
PCI: 00:13.0
PCI: 00:14.0
PCI: 00:14.0 resource base 0 size 10000 align 16 gran 16 limit ffffffffffffffff flags 201 index 10
PCI: 00:15.0
PCI: 00:15.0 resource base 0 size 200000 align 21 gran 21 limit ffffffff flags 200 index 10
PCI: 00:15.0 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 14
PCI: 00:15.0 resource base 20000000 size 100000 align 0 gran 0 limit 0 flags f0004200 index a8
PCI: 00:17.0
PCI: 00:17.0 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 10
PCI: 00:17.0 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 14
PCI: 00:18.0
PCI: 00:18.0 resource base 0 size 4000 align 14 gran 14 limit ffffffff flags 200 index 10
PCI: 00:18.0 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 14
PCI: 00:18.1
PCI: 00:18.1 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 10
PCI: 00:18.1 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 14
PCI: 00:18.2
PCI: 00:18.2 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 10
PCI: 00:18.2 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 14
PCI: 00:18.3
PCI: 00:18.4
PCI: 00:18.5
PCI: 00:18.5 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 10
PCI: 00:18.5 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 14
PCI: 00:18.6
PCI: 00:18.6 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 10
PCI: 00:18.6 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 14
PCI: 00:18.7
PCI: 00:1a.0
PCI: 00:1a.0 resource base 0 size 100000 align 20 gran 20 limit ffffffff flags 200 index 10
PCI: 00:1a.0 resource base 0 size 100000 align 20 gran 20 limit ffffffff flags 200 index 14
PCI: 00:1b.0
PCI: 00:1b.0 resource base 0 size 4000 align 14 gran 14 limit ffffffffffffffff flags 201 index 10
PCI: 00:1c.0 child on link 0 PCI: 01:00.0
PCI: 00:1c.0 resource base 0 size 0 align 12 gran 12 limit ffff flags 80102 index 1c
PCI: 00:1c.0 resource base 0 size 0 align 20 gran 20 limit ffffffffffffffff flags 81202 index 24
PCI: 00:1c.0 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
PCI: 01:00.0
PCI: 01:00.0 resource base 0 size 2000 align 13 gran 13 limit ffffffffffffffff flags 201 index 10
PCI: 00:1c.1
PCI: 00:1c.2
PCI: 00:1c.3
PCI: 00:1d.0
PCI: 00:1d.0 resource base 0 size 400 align 10 gran 10 limit ffffffff flags 200 index 10
PCI: 00:1e.0
PCI: 00:1e.0 resource base 0 size 4000 align 14 gran 14 limit ffffffff flags 200 index 10
PCI: 00:1e.0 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 14
PCI: 00:1e.1
PCI: 00:1e.2
PCI: 00:1e.3
PCI: 00:1e.4
PCI: 00:1e.5
PCI: 00:1f.0 child on link 0 PNP: 00ff.1
PCI: 00:1f.0 resource base feb00000 size 100000 align 0 gran 0 limit 0 flags f0000200 index feb
PCI: 00:1f.0 resource base fed03000 size 400 align 0 gran 0 limit 0 flags f0000200 index 44
PCI: 00:1f.0 resource base fed0c000 size 4000 align 0 gran 0 limit 0 flags f0000200 index 4c
PCI: 00:1f.0 resource base fed08000 size 400 align 0 gran 0 limit 0 flags f0000200 index 50
PCI: 00:1f.0 resource base fed01000 size 400 align 0 gran 0 limit 0 flags f0000200 index 54
PCI: 00:1f.0 resource base fef00000 size 100000 align 0 gran 0 limit 0 flags f0000200 index 58
PCI: 00:1f.0 resource base fed05000 size 800 align 0 gran 0 limit 0 flags f0000200 index 5c
PCI: 00:1f.0 resource base fed1c000 size 400 align 0 gran 0 limit 0 flags f0000200 index f0
PCI: 00:1f.0 resource base 0 size 1000 align 0 gran 0 limit 0 flags c0000100 index 0
PNP: 00ff.1
PNP: 00ff.0
PCI: 00:1f.3
DOMAIN: 0000 compute_resources_io: base: 0 size: 0 align: 0 gran: 0 limit: ffff
PCI: 00:1c.0 compute_resources_io: base: 0 size: 0 align: 12 gran: 12 limit: ffff
PCI: 00:1c.0 compute_resources_io: base: 0 size: 0 align: 12 gran: 12 limit: ffff done
PCI: 00:02.0 20 * [0x0 - 0x7] io
DOMAIN: 0000 compute_resources_io: base: 8 size: 8 align: 3 gran: 0 limit: ffff done
DOMAIN: 0000 compute_resources_mem: base: 0 size: 0 align: 0 gran: 0 limit: ffffffff
PCI: 00:1c.0 compute_resources_prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff
PCI: 00:1c.0 compute_resources_prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff done
PCI: 00:1c.0 compute_resources_mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff
PCI: 01:00.0 10 * [0x0 - 0x1fff] mem
PCI: 00:1c.0 compute_resources_mem: base: 2000 size: 100000 align: 20 gran: 20 limit: ffffffff done
PCI: 00:02.0 18 * [0x0 - 0xfffffff] prefmem
PCI: 00:02.0 10 * [0x10000000 - 0x103fffff] mem
PCI: 00:15.0 10 * [0x10400000 - 0x105fffff] mem
PCI: 00:1a.0 10 * [0x10600000 - 0x106fffff] mem
PCI: 00:1a.0 14 * [0x10700000 - 0x107fffff] mem
PCI: 00:1c.0 20 * [0x10800000 - 0x108fffff] mem
PCI: 00:14.0 10 * [0x10900000 - 0x1090ffff] mem
PCI: 00:18.0 10 * [0x10910000 - 0x10913fff] mem
PCI: 00:1b.0 10 * [0x10914000 - 0x10917fff] mem
PCI: 00:1e.0 10 * [0x10918000 - 0x1091bfff] mem
PCI: 00:12.0 10 * [0x1091c000 - 0x1091cfff] mem
PCI: 00:12.0 14 * [0x1091d000 - 0x1091dfff] mem
PCI: 00:15.0 14 * [0x1091e000 - 0x1091efff] mem
PCI: 00:17.0 10 * [0x1091f000 - 0x1091ffff] mem
PCI: 00:17.0 14 * [0x10920000 - 0x10920fff] mem
PCI: 00:18.0 14 * [0x10921000 - 0x10921fff] mem
PCI: 00:18.1 10 * [0x10922000 - 0x10922fff] mem
PCI: 00:18.1 14 * [0x10923000 - 0x10923fff] mem
PCI: 00:18.2 10 * [0x10924000 - 0x10924fff] mem
PCI: 00:18.2 14 * [0x10925000 - 0x10925fff] mem
PCI: 00:18.5 10 * [0x10926000 - 0x10926fff] mem
PCI: 00:18.5 14 * [0x10927000 - 0x10927fff] mem
PCI: 00:18.6 10 * [0x10928000 - 0x10928fff] mem
PCI: 00:18.6 14 * [0x10929000 - 0x10929fff] mem
PCI: 00:1e.0 14 * [0x1092a000 - 0x1092afff] mem
PCI: 00:1d.0 10 * [0x1092b000 - 0x1092b3ff] mem
DOMAIN: 0000 compute_resources_mem: base: 1092b400 size: 1092b400 align: 28 gran: 0 limit: ffffffff done
avoid_fixed_resources: DOMAIN: 0000
avoid_fixed_resources:@DOMAIN: 0000 10000000 limit 0000ffff
avoid_fixed_resources:@DOMAIN: 0000 10000100 limit ffffffff
constrain_resources: DOMAIN: 0000
constrain_resources: PCI: 00:00.0
constrain_resources: PCI: 00:02.0
constrain_resources: PCI: 00:12.0
constrain_resources: PCI: 00:14.0
constrain_resources: PCI: 00:15.0
constrain_resources: PCI: 00:17.0
constrain_resources: PCI: 00:18.0
constrain_resources: PCI: 00:18.1
constrain_resources: PCI: 00:18.2
constrain_resources: PCI: 00:18.5
constrain_resources: PCI: 00:18.6
constrain_resources: PCI: 00:1a.0
constrain_resources: PCI: 00:1b.0
constrain_resources: PCI: 00:1c.0
constrain_resources: PCI: 01:00.0
constrain_resources: PCI: 00:1d.0
constrain_resources: PCI: 00:1e.0
constrain_resources: PCI: 00:1f.0
constrain_resources: PNP: 00ff.1
constrain_resources: PNP: 00ff.0
avoid_fixed_resources2: DOMAIN: 0000@10000000 limit 0000ffff
lim->base 00001000 lim->limit 0000ffff
avoid_fixed_resources2: DOMAIN: 0000@10000100 limit ffffffff
lim->base 80000000 lim->limit dfffffff
Setting resources...
DOMAIN: 0000 allocate_resources_io: base:1000 size:8 align:3 gran:0 limit:ffff
Assigned: PCI: 00:02.0 20 * [0x1000 - 0x1007] io
DOMAIN: 0000 allocate_resources_io: next_base: 1008 size: 8 align: 3 gran: 0 done
PCI: 00:1c.0 allocate_resources_io: base:ffff size:0 align:12 gran:12 limit:ffff
PCI: 00:1c.0 allocate_resources_io: next_base: ffff size: 0 align: 12 gran: 12 done
DOMAIN: 0000 allocate_resources_mem: base:c0000000 size:1092b400 align:28 gran:0 limit:dfffffff
Assigned: PCI: 00:02.0 18 * [0xc0000000 - 0xcfffffff] prefmem
Assigned: PCI: 00:02.0 10 * [0xd0000000 - 0xd03fffff] mem
Assigned: PCI: 00:15.0 10 * [0xd0400000 - 0xd05fffff] mem
Assigned: PCI: 00:1a.0 10 * [0xd0600000 - 0xd06fffff] mem
Assigned: PCI: 00:1a.0 14 * [0xd0700000 - 0xd07fffff] mem
Assigned: PCI: 00:1c.0 20 * [0xd0800000 - 0xd08fffff] mem
Assigned: PCI: 00:14.0 10 * [0xd0900000 - 0xd090ffff] mem
Assigned: PCI: 00:18.0 10 * [0xd0910000 - 0xd0913fff] mem
Assigned: PCI: 00:1b.0 10 * [0xd0914000 - 0xd0917fff] mem
Assigned: PCI: 00:1e.0 10 * [0xd0918000 - 0xd091bfff] mem
Assigned: PCI: 00:12.0 10 * [0xd091c000 - 0xd091cfff] mem
Assigned: PCI: 00:12.0 14 * [0xd091d000 - 0xd091dfff] mem
Assigned: PCI: 00:15.0 14 * [0xd091e000 - 0xd091efff] mem
Assigned: PCI: 00:17.0 10 * [0xd091f000 - 0xd091ffff] mem
Assigned: PCI: 00:17.0 14 * [0xd0920000 - 0xd0920fff] mem
Assigned: PCI: 00:18.0 14 * [0xd0921000 - 0xd0921fff] mem
Assigned: PCI: 00:18.1 10 * [0xd0922000 - 0xd0922fff] mem
Assigned: PCI: 00:18.1 14 * [0xd0923000 - 0xd0923fff] mem
Assigned: PCI: 00:18.2 10 * [0xd0924000 - 0xd0924fff] mem
Assigned: PCI: 00:18.2 14 * [0xd0925000 - 0xd0925fff] mem
Assigned: PCI: 00:18.5 10 * [0xd0926000 - 0xd0926fff] mem
Assigned: PCI: 00:18.5 14 * [0xd0927000 - 0xd0927fff] mem
Assigned: PCI: 00:18.6 10 * [0xd0928000 - 0xd0928fff] mem
Assigned: PCI: 00:18.6 14 * [0xd0929000 - 0xd0929fff] mem
Assigned: PCI: 00:1e.0 14 * [0xd092a000 - 0xd092afff] mem
Assigned: PCI: 00:1d.0 10 * [0xd092b000 - 0xd092b3ff] mem
DOMAIN: 0000 allocate_resources_mem: next_base: d092b400 size: 1092b400 align: 28 gran: 0 done
PCI: 00:1c.0 allocate_resources_prefmem: base:dfffffff size:0 align:20 gran:20 limit:dfffffff
PCI: 00:1c.0 allocate_resources_prefmem: next_base: dfffffff size: 0 align: 20 gran: 20 done
PCI: 00:1c.0 allocate_resources_mem: base:d0800000 size:100000 align:20 gran:20 limit:dfffffff
Assigned: PCI: 01:00.0 10 * [0xd0800000 - 0xd0801fff] mem
PCI: 00:1c.0 allocate_resources_mem: next_base: d0802000 size: 100000 align: 20 gran: 20 done
Root Device assign_resources, bus 0 link: 0
DOMAIN: 0000 assign_resources, bus 0 link: 0
PCI: 00:00.0 missing set_resources
PCI: 00:02.0 10 <- [0x00d0000000 - 0x00d03fffff] size 0x00400000 gran 0x16 mem
PCI: 00:02.0 18 <- [0x00c0000000 - 0x00cfffffff] size 0x10000000 gran 0x1c prefmem
PCI: 00:02.0 20 <- [0x0000001000 - 0x0000001007] size 0x00000008 gran 0x03 io
PCI: 00:12.0 10 <- [0x00d091c000 - 0x00d091cfff] size 0x00001000 gran 0x0c mem
PCI: 00:12.0 14 <- [0x00d091d000 - 0x00d091dfff] size 0x00001000 gran 0x0c mem
PCI: 00:14.0 10 <- [0x00d0900000 - 0x00d090ffff] size 0x00010000 gran 0x10 mem64
PCI: 00:15.0 10 <- [0x00d0400000 - 0x00d05fffff] size 0x00200000 gran 0x15 mem
PCI: 00:15.0 14 <- [0x00d091e000 - 0x00d091efff] size 0x00001000 gran 0x0c mem
PCI: 00:17.0 10 <- [0x00d091f000 - 0x00d091ffff] size 0x00001000 gran 0x0c mem
PCI: 00:17.0 14 <- [0x00d0920000 - 0x00d0920fff] size 0x00001000 gran 0x0c mem
PCI: 00:18.0 10 <- [0x00d0910000 - 0x00d0913fff] size 0x00004000 gran 0x0e mem
PCI: 00:18.0 14 <- [0x00d0921000 - 0x00d0921fff] size 0x00001000 gran 0x0c mem
PCI: 00:18.1 10 <- [0x00d0922000 - 0x00d0922fff] size 0x00001000 gran 0x0c mem
PCI: 00:18.1 14 <- [0x00d0923000 - 0x00d0923fff] size 0x00001000 gran 0x0c mem
PCI: 00:18.2 10 <- [0x00d0924000 - 0x00d0924fff] size 0x00001000 gran 0x0c mem
PCI: 00:18.2 14 <- [0x00d0925000 - 0x00d0925fff] size 0x00001000 gran 0x0c mem
PCI: 00:18.5 10 <- [0x00d0926000 - 0x00d0926fff] size 0x00001000 gran 0x0c mem
PCI: 00:18.5 14 <- [0x00d0927000 - 0x00d0927fff] size 0x00001000 gran 0x0c mem
PCI: 00:18.6 10 <- [0x00d0928000 - 0x00d0928fff] size 0x00001000 gran 0x0c mem
PCI: 00:18.6 14 <- [0x00d0929000 - 0x00d0929fff] size 0x00001000 gran 0x0c mem
PCI: 00:1a.0 10 <- [0x00d0600000 - 0x00d06fffff] size 0x00100000 gran 0x14 mem
PCI: 00:1a.0 14 <- [0x00d0700000 - 0x00d07fffff] size 0x00100000 gran 0x14 mem
PCI: 00:1b.0 10 <- [0x00d0914000 - 0x00d0917fff] size 0x00004000 gran 0x0e mem64
PCI: 00:1c.0 1c <- [0x000000ffff - 0x000000fffe] size 0x00000000 gran 0x0c bus 01 io
PCI: 00:1c.0 24 <- [0x00dfffffff - 0x00dffffffe] size 0x00000000 gran 0x14 bus 01 prefmem
PCI: 00:1c.0 20 <- [0x00d0800000 - 0x00d08fffff] size 0x00100000 gran 0x14 bus 01 mem
PCI: 00:1c.0 assign_resources, bus 1 link: 0
PCI: 01:00.0 10 <- [0x00d0800000 - 0x00d0801fff] size 0x00002000 gran 0x0d mem64
PCI: 00:1c.0 assign_resources, bus 1 link: 0
PCI: 00:1d.0 10 <- [0x00d092b000 - 0x00d092b3ff] size 0x00000400 gran 0x0a mem
PCI: 00:1e.0 10 <- [0x00d0918000 - 0x00d091bfff] size 0x00004000 gran 0x0e mem
PCI: 00:1e.0 14 <- [0x00d092a000 - 0x00d092afff] size 0x00001000 gran 0x0c mem
PCI: 00:1f.0 assign_resources, bus 0 link: 0
PCI: 00:1f.0 assign_resources, bus 0 link: 0
DOMAIN: 0000 assign_resources, bus 0 link: 0
Root Device assign_resources, bus 0 link: 0
Done setting resources.
Show resources in subtree (Root Device)...After assigning values.
Root Device child on link 0 CPU_CLUSTER: 0
CPU_CLUSTER: 0 child on link 0 APIC: 00
APIC: 00
DOMAIN: 0000 child on link 0 PCI: 00:00.0
DOMAIN: 0000 resource base 1000 size 8 align 3 gran 0 limit ffff flags 40040100 index 10000000
DOMAIN: 0000 resource base c0000000 size 1092b400 align 28 gran 0 limit dfffffff flags 40040200 index 10000100
PCI: 00:00.0
PCI: 00:00.0 resource base e0000000 size 10000000 align 0 gran 0 limit 0 flags f0000200 index 27
PCI: 00:00.0 resource base 0 size a0000 align 0 gran 0 limit 0 flags e0004200 index 0
PCI: 00:00.0 resource base c0000 size 7af40000 align 0 gran 0 limit 0 flags e0004200 index 1
PCI: 00:00.0 resource base 7b000000 size 800000 align 0 gran 0 limit 0 flags f0004200 index 2
PCI: 00:00.0 resource base 7b800000 size 4800000 align 0 gran 0 limit 0 flags f0000200 index 3
PCI: 00:00.0 resource base 100000000 size 80000000 align 0 gran 0 limit 0 flags e0004200 index 4
PCI: 00:00.0 resource base a0000 size 20000 align 0 gran 0 limit 0 flags f0000200 index 5
PCI: 00:00.0 resource base c0000 size 40000 align 0 gran 0 limit 0 flags f0004200 index 6
PCI: 00:02.0
PCI: 00:02.0 resource base d0000000 size 400000 align 22 gran 22 limit dfffffff flags 60000200 index 10
PCI: 00:02.0 resource base c0000000 size 10000000 align 28 gran 28 limit dfffffff flags 60001200 index 18
PCI: 00:02.0 resource base 1000 size 8 align 3 gran 3 limit ffff flags 60000100 index 20
PCI: 00:11.0
PCI: 00:12.0
PCI: 00:12.0 resource base d091c000 size 1000 align 12 gran 12 limit dfffffff flags 60000200 index 10
PCI: 00:12.0 resource base d091d000 size 1000 align 12 gran 12 limit dfffffff flags 60000200 index 14
PCI: 00:13.0
PCI: 00:14.0
PCI: 00:14.0 resource base d0900000 size 10000 align 16 gran 16 limit dfffffff flags 60000201 index 10
PCI: 00:15.0
PCI: 00:15.0 resource base d0400000 size 200000 align 21 gran 21 limit dfffffff flags 60000200 index 10
PCI: 00:15.0 resource base d091e000 size 1000 align 12 gran 12 limit dfffffff flags 60000200 index 14
PCI: 00:15.0 resource base 20000000 size 100000 align 0 gran 0 limit 0 flags f0004200 index a8
PCI: 00:17.0
PCI: 00:17.0 resource base d091f000 size 1000 align 12 gran 12 limit dfffffff flags 60000200 index 10
PCI: 00:17.0 resource base d0920000 size 1000 align 12 gran 12 limit dfffffff flags 60000200 index 14
PCI: 00:18.0
PCI: 00:18.0 resource base d0910000 size 4000 align 14 gran 14 limit dfffffff flags 60000200 index 10
PCI: 00:18.0 resource base d0921000 size 1000 align 12 gran 12 limit dfffffff flags 60000200 index 14
PCI: 00:18.1
PCI: 00:18.1 resource base d0922000 size 1000 align 12 gran 12 limit dfffffff flags 60000200 index 10
PCI: 00:18.1 resource base d0923000 size 1000 align 12 gran 12 limit dfffffff flags 60000200 index 14
PCI: 00:18.2
PCI: 00:18.2 resource base d0924000 size 1000 align 12 gran 12 limit dfffffff flags 60000200 index 10
PCI: 00:18.2 resource base d0925000 size 1000 align 12 gran 12 limit dfffffff flags 60000200 index 14
PCI: 00:18.3
PCI: 00:18.4
PCI: 00:18.5
PCI: 00:18.5 resource base d0926000 size 1000 align 12 gran 12 limit dfffffff flags 60000200 index 10
PCI: 00:18.5 resource base d0927000 size 1000 align 12 gran 12 limit dfffffff flags 60000200 index 14
PCI: 00:18.6
PCI: 00:18.6 resource base d0928000 size 1000 align 12 gran 12 limit dfffffff flags 60000200 index 10
PCI: 00:18.6 resource base d0929000 size 1000 align 12 gran 12 limit dfffffff flags 60000200 index 14
PCI: 00:18.7
PCI: 00:1a.0
PCI: 00:1a.0 resource base d0600000 size 100000 align 20 gran 20 limit dfffffff flags 60000200 index 10
PCI: 00:1a.0 resource base d0700000 size 100000 align 20 gran 20 limit dfffffff flags 60000200 index 14
PCI: 00:1b.0
PCI: 00:1b.0 resource base d0914000 size 4000 align 14 gran 14 limit dfffffff flags 60000201 index 10
PCI: 00:1c.0 child on link 0 PCI: 01:00.0
PCI: 00:1c.0 resource base ffff size 0 align 12 gran 12 limit ffff flags 60080102 index 1c
PCI: 00:1c.0 resource base dfffffff size 0 align 20 gran 20 limit dfffffff flags 60081202 index 24
PCI: 00:1c.0 resource base d0800000 size 100000 align 20 gran 20 limit dfffffff flags 60080202 index 20
PCI: 01:00.0
PCI: 01:00.0 resource base d0800000 size 2000 align 13 gran 13 limit dfffffff flags 60000201 index 10
PCI: 00:1c.1
PCI: 00:1c.2
PCI: 00:1c.3
PCI: 00:1d.0
PCI: 00:1d.0 resource base d092b000 size 400 align 10 gran 10 limit dfffffff flags 60000200 index 10
PCI: 00:1e.0
PCI: 00:1e.0 resource base d0918000 size 4000 align 14 gran 14 limit dfffffff flags 60000200 index 10
PCI: 00:1e.0 resource base d092a000 size 1000 align 12 gran 12 limit dfffffff flags 60000200 index 14
PCI: 00:1e.1
PCI: 00:1e.2
PCI: 00:1e.3
PCI: 00:1e.4
PCI: 00:1e.5
PCI: 00:1f.0 child on link 0 PNP: 00ff.1
PCI: 00:1f.0 resource base feb00000 size 100000 align 0 gran 0 limit 0 flags f0000200 index feb
PCI: 00:1f.0 resource base fed03000 size 400 align 0 gran 0 limit 0 flags f0000200 index 44
PCI: 00:1f.0 resource base fed0c000 size 4000 align 0 gran 0 limit 0 flags f0000200 index 4c
PCI: 00:1f.0 resource base fed08000 size 400 align 0 gran 0 limit 0 flags f0000200 index 50
PCI: 00:1f.0 resource base fed01000 size 400 align 0 gran 0 limit 0 flags f0000200 index 54
PCI: 00:1f.0 resource base fef00000 size 100000 align 0 gran 0 limit 0 flags f0000200 index 58
PCI: 00:1f.0 resource base fed05000 size 800 align 0 gran 0 limit 0 flags f0000200 index 5c
PCI: 00:1f.0 resource base fed1c000 size 400 align 0 gran 0 limit 0 flags f0000200 index f0
PCI: 00:1f.0 resource base 0 size 1000 align 0 gran 0 limit 0 flags c0000100 index 0
PNP: 00ff.1
PNP: 00ff.0
PCI: 00:1f.3
Done allocating resources.
BS: BS_DEV_RESOURCES times (us): entry 0 run 3581 exit 0
Enabling resources...
PCI: 00:02.0 subsystem <- 0000/0000
PCI: 00:02.0 cmd <- 03
PCI: 00:12.0 subsystem <- 0000/0000
PCI: 00:12.0 cmd <- 106
PCI: 00:14.0 subsystem <- 0000/0000
PCI: 00:14.0 cmd <- 102
PCI: 00:15.0 subsystem <- 0000/0000
PCI: 00:15.0 cmd <- 102
PCI: 00:17.0 subsystem <- 0000/0000
PCI: 00:17.0 cmd <- 106
PCI: 00:18.0 subsystem <- 0000/0000
PCI: 00:18.0 cmd <- 106
PCI: 00:18.1 subsystem <- 0000/0000
PCI: 00:18.1 cmd <- 102
PCI: 00:18.2 subsystem <- 0000/0000
PCI: 00:18.2 cmd <- 102
PCI: 00:18.5 subsystem <- 0000/0000
PCI: 00:18.5 cmd <- 102
PCI: 00:18.6 subsystem <- 0000/0000
PCI: 00:18.6 cmd <- 102
PCI: 00:1a.0 subsystem <- 0000/0000
PCI: 00:1a.0 cmd <- 102
PCI: 00:1b.0 subsystem <- 0000/0000
PCI: 00:1b.0 cmd <- 102
PCI: 00:1c.0 bridge ctrl <- 0003
PCI: 00:1c.0 subsystem <- 0000/0000
PCI: 00:1c.0 cmd <- 106
PCI: 00:1d.0 subsystem <- 0000/0000
PCI: 00:1d.0 cmd <- 102
PCI: 00:1e.0 subsystem <- 0000/0000
PCI: 00:1e.0 cmd <- 106
PCI: 01:00.0 cmd <- 02
done.
BS: BS_DEV_ENABLE times (us): entry 0 run 867 exit 0
Applying SOC Thermal settings for DPTF.
Initializing devices...
Root Device init
mainboard_ec_init
Chrome EC: Set SMI mask to 0x00000001
Chrome EC: Set WAKE mask to 0x00000000
Root Device init 2593 usecs
CPU_CLUSTER: 0 init
MTRR: Physical address space:
0x0000000000000000 - 0x00000000000a0000 size 0x000a0000 type 6
0x00000000000a0000 - 0x00000000000c0000 size 0x00020000 type 0
0x00000000000c0000 - 0x000000007b800000 size 0x7b740000 type 6
0x000000007b800000 - 0x00000000ff800000 size 0x84000000 type 0
0x00000000ff800000 - 0x0000000100000000 size 0x00800000 type 5
0x0000000100000000 - 0x0000000180000000 size 0x80000000 type 6
MTRR: Fixed MSR 0x250 0x0606060606060606
MTRR: Fixed MSR 0x258 0x0606060606060606
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x0606060606060606
MTRR: Fixed MSR 0x269 0x0606060606060606
MTRR: Fixed MSR 0x26a 0x0606060606060606
MTRR: Fixed MSR 0x26b 0x0606060606060606
MTRR: Fixed MSR 0x26c 0x0606060606060606
MTRR: Fixed MSR 0x26d 0x0606060606060606
MTRR: Fixed MSR 0x26e 0x0606060606060606
MTRR: Fixed MSR 0x26f 0x0606060606060606
call enable_fixed_mtrr()
MTRR: default type WB/UC MTRR counts: 11/8.
MTRR: UC selected as default type.
MTRR: 0 base 0x0000000000000000 mask 0x0000000fc0000000 type 6
MTRR: 1 base 0x0000000040000000 mask 0x0000000fe0000000 type 6
MTRR: 2 base 0x0000000060000000 mask 0x0000000ff0000000 type 6
MTRR: 3 base 0x0000000070000000 mask 0x0000000ff8000000 type 6
MTRR: 4 base 0x0000000078000000 mask 0x0000000ffc000000 type 6
MTRR: 5 base 0x000000007b800000 mask 0x0000000fff800000 type 0
Taking a reserved OS MTRR.
MTRR: 6 base 0x00000000ff800000 mask 0x0000000fff800000 type 0
Taking a reserved OS MTRR.
MTRR: 7 base 0x0000000100000000 mask 0x0000000f00000000 type 6
MTRR check
Fixed MTRRs : Enabled
Variable MTRRs: Enabled
Turbo is available but hidden
Turbo has been enabled
CPU: Intel(R) Celeron(R) CPU N2840 @ 2.16GHz.
Loading module at 00030000 with entry 00030000. filesize: 0x130 memsize: 0x130
Processing 27 relocs with adjust value of 0x0002f000
Attempting to start 1 APs
Waiting for 10ms after sending INIT.
Waiting for 1st SIPI to complete...done.
Waiting for 2nd SIPI to complete...done.
AP: slot 1 apic_id 2.
Loading module at 00038000 with entry 00038000. filesize: 0x140 memsize: 0x140
Processing 21 relocs with adjust value of 0x00037000
SMM Module: stub loaded at 00038000. Will call 7af9fdfa(00000000)
Installing SMM handler to 0x7b000000
Loading module at 7b010000 with entry 7b010a07. filesize: 0x68e8 memsize: 0xa958
Processing 539 relocs with adjust value of 0x7b00f000
Loading module at 7b008000 with entry 7b008000. filesize: 0x140 memsize: 0x140
Processing 21 relocs with adjust value of 0x7b007000
SMM Module: placing jmp sequence at 7b007c00 rel16 0x03fd
SMM Module: stub loaded at 7b008000. Will call 7b010a07(00000000)
SF: Detected W25Q64DW with page size 1000, total 800000
FMAP: Found "FMAP" version 1.0 at ffe10000.
FMAP: base = 0 size = 800000 #areas = 31
FMAP: area RW_ELOG found
FMAP: offset: 3f0000
FMAP: size: 16384 bytes
FMAP: No valid base address, using 0xff800000
FMAP: RW_ELOG at ffbf0000 (offset 3f0000)
ELOG: FLASH @0x7afddee0 [SPI 0x003f0000]
ELOG: area is 4096 bytes, full threshold 3072, shrink size 1024
ELOG: Event(17) added with size 13
ELOG: Event(98) added with size 9
ELOG: Event(9F) added with size 14
Initializing Southbridge SMI... pmbase = 0x0400
SMI_STS: PM1
PM1_STS: USB PRBTNOR PWRBTN
GPE0a_STS: CORE_GPIO_0 SUS_GPIO_1
ALT_GPIO_SMI: CORE_GPIO_0 SUS_GPIO_1
New SMBASE 0x7b000000
Relocation complete.
New SMBASE 0x7afffc00
Relocation complete.
Initializing CPU #0
CPU: vendor Intel device 30678
CPU: family 06, model 37, stepping 08
Init BayTrail core.
CPU #0 initialized
Initializing CPU #1
CPU: vendor Intel device 30678
CPU: family 06, model 37, stepping 08
Init BayTrail core.
Turbo is available and visible
CPU #1 initialized
Enabling SMIs.
GPIO_ROUT = 00024000
ALT_GPIO_SMI = 00000080
CPU_CLUSTER: 0 init 18212 usecs
PCI: 00:02.0 init
GFX: Pre VBIOS Init
GFX: Power Management Init
GFX: Initialize PIPEA
In CBFS, ROM address for PCI: 00:02.0 = fff004f8
PCI expansion ROM, signature 0xaa55, INIT size 0x10000, data ptr 0x0040
PCI ROM image, vendor ID 8086, device ID 0f31,
PCI ROM image, Class Code 030000, Code Type 00
Copying VGA ROM Image from fff004f8 to 0xc0000, 0x10000 bytes
Not running VGA Option ROM
GFX: Post VBIOS Init
PCI: 00:02.0 init 12390 usecs
PCI: 00:12.0 init
Overriding SD Card controller caps.
PCI: 00:12.0 init 9 usecs
PCI: 00:14.0 init
USB: Route ports to XHCI controller
PCI: 00:14.0 init 410 usecs
PCI: 00:15.0 init
LPE Audio codec clock set to 25MHz.
PCI: 00:15.0 init 13 usecs
PCI: 00:17.0 init
eMMC init
PCI: 00:17.0 init 22 usecs
PCI: 00:18.0 init
PCI: 00:18.0 init 10 usecs
PCI: 00:18.1 init
Releasing I2C device from reset.
PCI: 00:18.1 init 11 usecs
PCI: 00:18.2 init
Releasing I2C device from reset.
PCI: 00:18.2 init 10 usecs
PCI: 00:18.5 init
Releasing I2C device from reset.
PCI: 00:18.5 init 10 usecs
PCI: 00:18.6 init
Releasing I2C device from reset.
PCI: 00:18.6 init 10 usecs
PCI: 00:1a.0 init
PCI: 00:1a.0 init 1 usecs
PCI: 00:1b.0 init
codec mask = 4
HDA: Initializing codec #2
HDA: codec viddid: 80862882
HDA: verb loaded.
PCI: 00:1b.0 init 3568 usecs
PCI: 00:1c.0 init
PCI: 00:1c.0 init 21 usecs
PCI: 00:1d.0 init
PCI: 00:1d.0: Disabling device: 1d.0
Capability: type 0xff @ 0xfc
Power management CAP offset 0x70.
PCI: 00:1d.0 init 50 usecs
PCI: 00:1e.0 init
PCI: 00:1e.0 init 9 usecs
PCI: 00:1f.0 init
RTC Init
Disabling slp_x stretching.
PCI: 00:1f.0 init 37 usecs
PCI: 01:00.0 init
PCI: 01:00.0 init 1 usecs
PNP: 00ff.0 init
Keyboard init...
Keyboard Controller self-test failed: 0xde
Google Chrome EC: Initializing keyboard.
Google Chrome EC: Hello got back 11223344 status (0)
Google Chrome EC: version:
ro: swanky_v1.6.197-c5a86fe
rw: swanky_v1.6.197-c5a86fe
running image: 2
PNP: 00ff.0 init 3337 usecs
Devices initialized
Show all devs...After init.
Root Device: enabled 1
CPU_CLUSTER: 0: enabled 1
APIC: 00: enabled 1
DOMAIN: 0000: enabled 1
PCI: 00:00.0: enabled 1
PCI: 00:02.0: enabled 1
PCI: 00:11.0: enabled 0
PCI: 00:12.0: enabled 1
PCI: 00:13.0: enabled 0
PCI: 00:14.0: enabled 1
PCI: 00:15.0: enabled 1
PCI: 00:17.0: enabled 1
PCI: 00:18.0: enabled 1
PCI: 00:18.1: enabled 1
PCI: 00:18.2: enabled 1
PCI: 00:18.3: enabled 0
PCI: 00:18.4: enabled 0
PCI: 00:18.5: enabled 1
PCI: 00:18.6: enabled 1
PCI: 00:18.7: enabled 0
PCI: 00:1a.0: enabled 1
PCI: 00:1b.0: enabled 1
PCI: 00:1c.0: enabled 1
PCI: 00:1c.1: enabled 0
PCI: 00:1c.2: enabled 0
PCI: 00:1c.3: enabled 0
PCI: 00:1d.0: enabled 0
PCI: 00:1e.0: enabled 1
PCI: 00:1e.1: enabled 0
PCI: 00:1e.2: enabled 0
PCI: 00:1e.3: enabled 0
PCI: 00:1e.4: enabled 0
PCI: 00:1e.5: enabled 0
PCI: 00:1f.0: enabled 1
PNP: 00ff.1: enabled 1
PCI: 00:1f.3: enabled 0
PCI: 01:00.0: enabled 1
PNP: 00ff.0: enabled 1
APIC: 02: enabled 1
BS: BS_DEV_INIT times (us): entry 13 run 42504 exit 1
BS: BS_POST_DEVICE times (us): entry 0 run 12 exit 0
BS: BS_OS_RESUME_CHECK times (us): entry 0 run 11 exit 0
Updating MRC cache data.
FMAP: area RW_MRC_CACHE found
FMAP: offset: 3e0000
FMAP: size: 65536 bytes
FMAP: No valid base address, using 0xff800000
FMAP: RW_MRC_CACHE at ffbe0000 (offset 3e0000)
MRC cache up to date.
ACPI: Writing ACPI tables at 7af78000.
ACPI: * FACS
ACPI: * DSDT
ACPI: * FADT
SCI is IRQ9
ACPI: added table 1/32, length now 40
ACPI: * HPET
ACPI: added table 2/32, length now 44
ACPI: * MADT
ACPI: added table 3/32, length now 48
ACPI: * MCFG
ACPI: added table 4/32, length now 52
ACPI: Patching up global NVS in DSDT at offset 0x00ab -> 7af9a000
Ramoops buffer: 0x100000@0x7ae77000.
ACPI: * DSDT @ 7af78250 Length 4495
ACPI: * SSDT
Turbo is available and visible
PSS: 2167MHz power 7000 control 0x1f4a status 0x1f4a
PSS: 2166MHz power 7000 control 0x1a40 status 0x1a40
PSS: 1999MHz power 6312 control 0x183f status 0x183f
PSS: 1833MHz power 5649 control 0x163c status 0x163c
PSS: 1666MHz power 5016 control 0x1438 status 0x1438
PSS: 1499MHz power 4412 control 0x1235 status 0x1235
PSS: 1333MHz power 3827 control 0x1032 status 0x1032
PSS: 1166MHz power 3268 control 0xe2f status 0xe2f
PSS: 999MHz power 2733 control 0xc2b status 0xc2b
PSS: 833MHz power 2220 control 0xa28 status 0xa28
PSS: 666MHz power 1729 control 0x825 status 0x825
PSS: 499MHz power 1263 control 0x621 status 0x621
Turbo is available and visible
PSS: 2167MHz power 7000 control 0x1f4a status 0x1f4a
PSS: 2166MHz power 7000 control 0x1a40 status 0x1a40
PSS: 1999MHz power 6312 control 0x183f status 0x183f
PSS: 1833MHz power 5649 control 0x163c status 0x163c
PSS: 1666MHz power 5016 control 0x1438 status 0x1438
PSS: 1499MHz power 4412 control 0x1235 status 0x1235
PSS: 1333MHz power 3827 control 0x1032 status 0x1032
PSS: 1166MHz power 3268 control 0xe2f status 0xe2f
PSS: 999MHz power 2733 control 0xc2b status 0xc2b
PSS: 833MHz power 2220 control 0xa28 status 0xa28
PSS: 666MHz power 1729 control 0x825 status 0x825
PSS: 499MHz power 1263 control 0x621 status 0x621
ACPI: added table 5/32, length now 56
current = 7af7e190
ACPI: done.
ACPI tables: 24976 bytes.
smbios_write_tables: 7ae76000
Root Device (GOOGLE Swanky)
CPU_CLUSTER: 0 (Intel BayTrail SoC)
APIC: 00 (Intel BayTrail SoC)
DOMAIN: 0000 (Intel BayTrail SoC)
PCI: 00:00.0 (Intel BayTrail SoC)
PCI: 00:02.0 (Intel BayTrail SoC)
PCI: 00:11.0 (Intel BayTrail SoC)
PCI: 00:12.0 (Intel BayTrail SoC)
PCI: 00:13.0 (Intel BayTrail SoC)
PCI: 00:14.0 (Intel BayTrail SoC)
PCI: 00:15.0 (Intel BayTrail SoC)
PCI: 00:17.0 (Intel BayTrail SoC)
PCI: 00:18.0 (Intel BayTrail SoC)
PCI: 00:18.1 (Intel BayTrail SoC)
PCI: 00:18.2 (Intel BayTrail SoC)
PCI: 00:18.3 (Intel BayTrail SoC)
PCI: 00:18.4 (Intel BayTrail SoC)
PCI: 00:18.5 (Intel BayTrail SoC)
PCI: 00:18.6 (Intel BayTrail SoC)
PCI: 00:18.7 (Intel BayTrail SoC)
PCI: 00:1a.0 (Intel BayTrail SoC)
PCI: 00:1b.0 (Intel BayTrail SoC)
PCI: 00:1c.0 (Intel BayTrail SoC)
PCI: 00:1c.1 (Intel BayTrail SoC)
PCI: 00:1c.2 (Intel BayTrail SoC)
PCI: 00:1c.3 (Intel BayTrail SoC)
PCI: 00:1d.0 (Intel BayTrail SoC)
PCI: 00:1e.0 (Intel BayTrail SoC)
PCI: 00:1e.1 (Intel BayTrail SoC)
PCI: 00:1e.2 (Intel BayTrail SoC)
PCI: 00:1e.3 (Intel BayTrail SoC)
PCI: 00:1e.4 (Intel BayTrail SoC)
PCI: 00:1e.5 (Intel BayTrail SoC)
PCI: 00:1f.0 (Intel BayTrail SoC)
PNP: 00ff.1 (Google Chrome EC)
PCI: 00:1f.3 (Intel BayTrail SoC)
PCI: 01:00.0 (unknown)
PNP: 00ff.0 (unknown)
APIC: 02 (unknown)
SMBIOS tables: 422 bytes.
Writing table forward entry at 0x00000500
Wrote coreboot table at: 00000500, 0x10 bytes, checksum a4f7
Table forward entry ends at 0x00000528.
... aligned to 0x00001000
Writing coreboot table at 0x7ae6e000
rom_table_end = 0x7ae6e000
... aligned to 0x7ae70000
0. 0000000000000000-0000000000000fff: CONFIGURATION TABLES
1. 0000000000001000-000000000009ffff: RAM
2. 00000000000a0000-00000000000fffff: RESERVED
3. 0000000000100000-000000001fffffff: RAM
4. 0000000020000000-00000000200fffff: RESERVED
5. 0000000020100000-000000007ae6dfff: RAM
6. 000000007ae6e000-000000007affffff: CONFIGURATION TABLES
7. 000000007b000000-000000007fffffff: RESERVED
8. 00000000e0000000-00000000efffffff: RESERVED
9. 00000000feb00000-00000000febfffff: RESERVED
10. 00000000fed01000-00000000fed01fff: RESERVED
11. 00000000fed03000-00000000fed03fff: RESERVED
12. 00000000fed05000-00000000fed05fff: RESERVED
13. 00000000fed08000-00000000fed08fff: RESERVED
14. 00000000fed0c000-00000000fed0ffff: RESERVED
15. 00000000fed1c000-00000000fed1cfff: RESERVED
16. 00000000fef00000-00000000feffffff: RESERVED
17. 0000000100000000-000000017fffffff: RAM
Wrote coreboot table at: 7ae6e000, 0x420 bytes, checksum b400
coreboot table: 1080 bytes.
CBMEM ROOT 0. 7afff000 00001000
CAR GLOBALS 1. 7affe000 00001000
CONSOLE 2. 7afee000 00010000
POWER STATE 3. 7afed000 00001000
MRC DATA 4. 7afeb000 00002000
ROMSTAGE 5. 7afea000 00001000
TIME STAMP 6. 7afe9000 00001000
ROMSTG STCK 7. 7afe4000 00005000
VBOOT 8. 7afe3000 00001000
RAMSTAGE 9. 7af9d000 00046000
GDT 10. 7af9c000 00001000
ACPI GNVS 11. 7af9a000 00002000
REFCODE 12. 7af94000 00006000
SMM BACKUP 13. 7af84000 00010000
ACPI 14. 7af78000 0000c000
GNVS PTR 15. 7af77000 00001000
RAMOOPS 16. 7ae77000 00100000
SMBIOS 17. 7ae76000 00001000
COREBOOT 18. 7ae6e000 00008000
BS: BS_WRITE_TABLES times (us): entry 30492 run 1575 exit 0
Booting 0x0 byte payload at 0x00000000.
Payload aligned size: 0xaf40
Loading segment from rom address 0x7ae63038
code (compression=1)
New segment dstaddr 0xeb528 memsize 0x14ad8 srcaddr 0x7ae63070 filesize 0xaec8
(cleaned up) New segment addr 0xeb528 size 0x14ad8 offset 0x7ae63070 filesize 0xaec8
Loading segment from rom address 0x7ae63054
Entry Point 0x000ff06e
Payload (probably SeaBIOS) loaded into a reserved area in the lower 1MB
Loading Segment: addr: 0x00000000000eb528 memsz: 0x0000000000014ad8 filesz: 0x000000000000aec8
lb: [0x000000007af9e000, 0x000000007afe1048)
Post relocation: addr: 0x00000000000eb528 memsz: 0x0000000000014ad8 filesz: 0x000000000000aec8
using LZMA
[ 0x000eb528, 00100000, 0x00100000) <- 7ae63070
dest 000eb528, end 00100000, bouncebuffer ffffffff
Loaded segments
Finalizing SMM.
Applying perf/power settings.
BS: BS_PAYLOAD_LOAD times (us): entry 0 run 15050 exit 671
Jumping to boot code at 000ff06e
CPU0: stack: 7afdc000 - 7afdd000, lowest used address 7afdca84, stack used: 1404 bytes
SeaBIOS (version rel-1.9.0-101-g36a4e02-06/02/16-johnlewis.ie)
BUILD: gcc: (GCC) 4.4.7 20120313 (Red Hat 4.4.7-16) binutils: version 2.20.51.0.2-5.43.el6 20100205
Found coreboot cbmem console @ 7afee000
Found mainboard GOOGLE Swanky
Relocating init from 0x000ec590 to 0x7ae25dd0 (size 33136)
Found CBFS header at 0xfffff650
multiboot: eax=ff06e, ebx=ff06e
boot order:
1: /pci@i0cf8/usb@14/usb-*@0
2: /pci@i0cf8/usb@14/usb-*@1
3: /pci@i0cf8/usb@14/usb-*@2
4: /pci@i0cf8/usb@14/usb-*@3
5: /pci@i0cf8/usb@14/usb-*@4
6: /pci@i0cf8/usb@14/usb-*@5
7: /pci@i0cf8/usb@14/usb-*@6
8: /pci@i0cf8/usb@14/usb-*@7
9: /pci@i0cf8/usb@14/usb-*@8
10: /pci@i0cf8/usb@14/usb-*@9
11: /pci@i0cf8/usb@14/usb-*@a
12: /pci@i0cf8/usb@14/usb-*@b
13: /pci@i0cf8/usb@14/usb-*@c
14: /pci@i0cf8/usb@14/usb-*@d
15: /pci@i0cf8/usb@14/usb-*@e
16: /pci@i0cf8/usb@14/usb-*@f
17: /pci@i0cf8/usb@1d/hub@1/*@0
18: /pci@i0cf8/usb@1d/hub@1/*@1
19: /pci@i0cf8/usb@1d/hub@1/*@2
20: /pci@i0cf8/usb@1d/hub@1/*@3
21: /pci@i0cf8/usb@1d/hub@1/*@4
22: /pci@i0cf8/usb@1d/hub@1/*@5
23: /pci@i0cf8/usb@1d/hub@1/*@6
24: /pci@i0cf8/usb@1d/hub@1/*@7
25: /pci@i0cf8/usb@1d/hub@1/*@8
26: /pci@i0cf8/usb@1d/hub@1/*@9
27: /pci@i0cf8/usb@1d/hub@1/*@a
28: /pci@i0cf8/usb@1d/hub@1/*@b
29: /pci@i0cf8/usb@1d/hub@1/*@c
30: /pci@i0cf8/usb@1d/hub@1/*@d
31: /pci@i0cf8/usb@1d/hub@1/*@e
32: /pci@i0cf8/usb@1d/hub@1/*@f
33: /pci@i0cf8/*@1f,2/drive@0/disk@0
34:
Found 8 PCI devices (max PCI bus is 01)
Copying SMBIOS entry point from 0x7ae76000 to 0x000f46e0
Copying ACPI RSDP from 0x7af78000 to 0x000f46b0
Using pmtimer, ioport 0x408
Scan for VGA option rom
Running option rom at c000:0003
Turning on vga text mode console
SeaBIOS (version rel-1.9.0-101-g36a4e02-06/02/16-johnlewis.ie)
XHCI init on dev 00:14.0: regs @ 0xd0900000, 7 ports, 32 slots, 32 byte contexts
XHCI protocol USB 2.00, 6 ports (offset 1), def 3018
XHCI protocol USB 3.00, 1 ports (offset 7), def 1000
XHCI extcap 0xc1 @ 0xd0908040
XHCI extcap 0xc0 @ 0xd0908070
XHCI extcap 0x1 @ 0xd0908460
XHCI extcap 0xa @ 0xd0908480
Searching bootorder for: /rom@etc/sdcard1
Searching bootorder for: /rom@etc/sdcard0
Starting sdcard controller check at addr d091f000
Starting sdcard controller check at addr d091c000
PS2 keyboard initialized
Found sdcard at 0xd091f000: MMC drive 016GE2 15028MiB
XHCI port #3: 0x00200e03, powered, enabled, pls 0, speed 3 [High]
XHCI port #4: 0x00200603, powered, enabled, pls 0, speed 1 [Full]
xhci_realloc_pipe: reconf ctl endpoint pkt size: 8 -> 64
XHCI no devices found
All threads complete.
Scan for option roms
Press ESC for boot menu.
Searching bootorder for: HALT
drive 0x000f4680: PCHS=0/0/0 translation=lba LCHS=1024/255/63 s=30777344
Space available for UMB: ce800-ef000, f0000-f4680
Returned 188416 bytes of ZoneHigh
e820 map has 17 items:
0: 0000000000000000 - 000000000009fc00 = 1 RAM
1: 000000000009fc00 - 00000000000a0000 = 2 RESERVED
2: 00000000000f0000 - 0000000000100000 = 2 RESERVED
3: 0000000000100000 - 0000000020000000 = 1 RAM
4: 0000000020000000 - 0000000020100000 = 2 RESERVED
5: 0000000020100000 - 000000007ae5c000 = 1 RAM
6: 000000007ae5c000 - 0000000080000000 = 2 RESERVED
7: 00000000e0000000 - 00000000f0000000 = 2 RESERVED
8: 00000000feb00000 - 00000000fec00000 = 2 RESERVED
9: 00000000fed01000 - 00000000fed02000 = 2 RESERVED
10: 00000000fed03000 - 00000000fed04000 = 2 RESERVED
11: 00000000fed05000 - 00000000fed06000 = 2 RESERVED
12: 00000000fed08000 - 00000000fed09000 = 2 RESERVED
13: 00000000fed0c000 - 00000000fed10000 = 2 RESERVED
14: 00000000fed1c000 - 00000000fed1d000 = 2 RESERVED
15: 00000000fef00000 - 00000000ff000000 = 2 RESERVED
16: 0000000100000000 - 0000000180000000 = 1 RAM
enter handle_19:
NULL
Booting from Hard Disk...
Booting from 0000:7c00
coreboot-13a7e0d Fri Aug 22 14:45:02 PDT 2014 starting...
Enabling VR PS2 mode: VNN VCC
ram_id=2, total_spds: 4
pm1_sts: 2000 pm1_en: 0000 pm1_cnt: 00001c00
gpe0_sts: 00000000 gpe0_en: 00000000 tco_sts: 00000000
prsts: 04410910 gen_pmcon1: 00201238 gen_pmcon2: 00000000
prev_sleep_state = S0
Boot Count incremented to 40
FMAP: Found "FMAP" version 1.0 at ffe10000.
FMAP: base = 0 size = 800000 #areas = 31
FMAP: area RW_MRC_CACHE found
FMAP: offset: 3e0000
FMAP: size: 65536 bytes
FMAP: No valid base address, using 0xff800000
FMAP: RW_MRC_CACHE at ffbe0000 (offset 3e0000)
BayTrail-MD MRC wrapper v5
Training for Memory Down designs.
Using CPU ODT 120 and DRAM ODT 120 settings.
MRC v0.97
2 channels of DDR3 @ 1333MHz
CBMEM: root @ 7afff000 254 entries.
MRC Wrapper returned 0
MRC data at fe00965f 5719 bytes
Relocate MRC DATA from fe00965f to 7afeb000 (5719 bytes)
FMAP: Found "FMAP" version 1.0 at ffe10000.
FMAP: base = 0 size = 800000 #areas = 31
FMAP: area GBB found
FMAP: offset: 611000
FMAP: size: 978944 bytes
FMAP: No valid base address, using 0xff800000
FMAP: GBB at ffe11000 (offset 611000)
FMAP: Found "FMAP" version 1.0 at ffe10000.
FMAP: base = 0 size = 800000 #areas = 31
FMAP: area VBLOCK_A found
FMAP: offset: 200000
FMAP: size: 65536 bytes
FMAP: No valid base address, using 0xff800000
FMAP: VBLOCK_A at ffa00000 (offset 200000)
FMAP: Found "FMAP" version 1.0 at ffe10000.
FMAP: base = 0 size = 800000 #areas = 31
FMAP: area VBLOCK_B found
FMAP: offset: 2f0000
FMAP: size: 65536 bytes
FMAP: No valid base address, using 0xff800000
FMAP: VBLOCK_B at ffaf0000 (offset 2f0000)
FMAP: Found "FMAP" version 1.0 at ffe10000.
FMAP: base = 0 size = 800000 #areas = 31
FMAP: area FW_MAIN_A found
FMAP: offset: 210000
FMAP: size: 786432 bytes
FMAP: No valid base address, using 0xff800000
FMAP: FW_MAIN_A at ffa10000 (offset 210000)
FMAP: Found "FMAP" version 1.0 at ffe10000.
FMAP: base = 0 size = 800000 #areas = 31
FMAP: area FW_MAIN_B found
FMAP: offset: 300000
FMAP: size: 786432 bytes
FMAP: No valid base address, using 0xff800000
FMAP: FW_MAIN_B at ffb00000 (offset 300000)
CBFS: WARNING: 'fallback/vboot' not found.
CBFS: Could not find file 'fallback/vboot'.
Could not load vboot stub.
No RW firmware selected: 0x00000003
Loading image.
Decompressing stage fallback/coreboot_ram @ 0x7af9dfc0 (278600 bytes)
Loading module at 7af9e000 with entry 7af9e000. filesize: 0x35388 memsize: 0x43048
Processing 2502 relocs with adjust value of 0x7af9d000
Saving ramstage to 7b700000.
Jumping to image.
coreboot-13a7e0d Fri Aug 22 14:45:02 PDT 2014 booting...
clocks_per_usec: 2166
CBMEM: recovering 10/254 entries from root @ 7afff000
Moving GDT to 7af9c000...ok
BS: BS_PRE_DEVICE times (us): entry 6 run 11 exit 0
microcode: sig=0x30678 pf=0x8 revision=0x829
BYT: cpuid 00030678 cpus 2 rid 0e step C0
msr(17) = 000c000090341f4a
msr(ce) = 0000060000001a00
refcode loading from cbfs.
Decompressing stage fallback/refcode @ 0x7af94fc0 (19384 bytes)
Loading module at 7af95000 with entry 7af95000. filesize: 0x49c8 memsize: 0x49e0
Processing 51 relocs with adjust value of 0x7af94000
Caching refcode at 0x7b746020(6000)
EFI Bay Trail Wrapper v2
PchEarlyInit - Start
PchEarlyInit: SOC B0 and later ModPhy Table programming
[1] Polling bit3 of R_PCH_PMC_MTPMC1 = 8
[2] Polling bit3 of R_PCH_PMC_MTPMC1 = 8
[3] Polling bit3 of R_PCH_PMC_MTPMC1 = 8
[4] Polling bit3 of R_PCH_PMC_MTPMC1 = 8
[5] Polling bit3 of R_PCH_PMC_MTPMC1 = 8
[6] Polling bit3 of R_PCH_PMC_MTPMC1 = 8
[7] Polling bit3 of R_PCH_PMC_MTPMC1 = 8
[8] Polling bit3 of R_PCH_PMC_MTPMC1 = 8
[9] Polling bit3 of R_PCH_PMC_MTPMC1 = 8
[10] Polling bit3 of R_PCH_PMC_MTPMC1 = 8
PchEarlyInit() - End
Tri-state TDO and TMS
Initializing sideband SCC registers.
BS: BS_DEV_INIT_CHIPS times (us): entry 0 run 3749 exit 0
Enumerating buses...
Show all devs...Before device enumeration.
Root Device: enabled 1
CPU_CLUSTER: 0: enabled 1
APIC: 00: enabled 1
DOMAIN: 0000: enabled 1
PCI: 00:00.0: enabled 1
PCI: 00:02.0: enabled 1
PCI: 00:11.0: enabled 0
PCI: 00:12.0: enabled 1
PCI: 00:13.0: enabled 1
PCI: 00:14.0: enabled 1
PCI: 00:15.0: enabled 1
PCI: 00:17.0: enabled 1
PCI: 00:18.0: enabled 1
PCI: 00:18.1: enabled 1
PCI: 00:18.2: enabled 1
PCI: 00:18.3: enabled 0
PCI: 00:18.4: enabled 0
PCI: 00:18.5: enabled 1
PCI: 00:18.6: enabled 1
PCI: 00:18.7: enabled 0
PCI: 00:1a.0: enabled 1
PCI: 00:1b.0: enabled 1
PCI: 00:1c.0: enabled 1
PCI: 00:1c.1: enabled 1
PCI: 00:1c.2: enabled 0
PCI: 00:1c.3: enabled 0
PCI: 00:1d.0: enabled 1
PCI: 00:1e.0: enabled 1
PCI: 00:1e.1: enabled 0
PCI: 00:1e.2: enabled 0
PCI: 00:1e.3: enabled 0
PCI: 00:1e.4: enabled 0
PCI: 00:1e.5: enabled 0
PCI: 00:1f.0: enabled 1
PNP: 00ff.1: enabled 1
PCI: 00:1f.3: enabled 0
Compare with tree...
Root Device: enabled 1
CPU_CLUSTER: 0: enabled 1
APIC: 00: enabled 1
DOMAIN: 0000: enabled 1
PCI: 00:00.0: enabled 1
PCI: 00:02.0: enabled 1
PCI: 00:11.0: enabled 0
PCI: 00:12.0: enabled 1
PCI: 00:13.0: enabled 1
PCI: 00:14.0: enabled 1
PCI: 00:15.0: enabled 1
PCI: 00:17.0: enabled 1
PCI: 00:18.0: enabled 1
PCI: 00:18.1: enabled 1
PCI: 00:18.2: enabled 1
PCI: 00:18.3: enabled 0
PCI: 00:18.4: enabled 0
PCI: 00:18.5: enabled 1
PCI: 00:18.6: enabled 1
PCI: 00:18.7: enabled 0
PCI: 00:1a.0: enabled 1
PCI: 00:1b.0: enabled 1
PCI: 00:1c.0: enabled 1
PCI: 00:1c.1: enabled 1
PCI: 00:1c.2: enabled 0
PCI: 00:1c.3: enabled 0
PCI: 00:1d.0: enabled 1
PCI: 00:1e.0: enabled 1
PCI: 00:1e.1: enabled 0
PCI: 00:1e.2: enabled 0
PCI: 00:1e.3: enabled 0
PCI: 00:1e.4: enabled 0
PCI: 00:1e.5: enabled 0
PCI: 00:1f.0: enabled 1
PNP: 00ff.1: enabled 1
PCI: 00:1f.3: enabled 0
scan_static_bus for Root Device
CPU_CLUSTER: 0 enabled
DOMAIN: 0000 enabled
DOMAIN: 0000 scanning...
PCI: pci_scan_bus for bus 00
PCI: 00:00.0 [8086/0f00] ops
PCI: 00:00.0 [8086/0f00] enabled
PCI: 00:02.0 [8086/0f31] ops
PCI: 00:02.0 [8086/0f31] enabled
PCI: 00:11.0: Disabling device: 11.0
Capability: type 0xff @ 0xfc
Power management CAP offset 0x80.
PCI: 00:12.0 [8086/0f16] ops
PCI: 00:12.0 [8086/0f16] enabled
PCI: Static device PCI: 00:13.0 not found, disabling it.
PCI: 00:14.0 [8086/0f35] ops
PCI: 00:14.0 [8086/0f35] enabled
PCI: 00:15.0 [8086/0f28] ops
PCI: 00:15.0 [8086/0f28] enabled
PCI: 00:17.0 [8086/0f50] ops
PCI: 00:17.0 [8086/0f50] enabled
PCI: 00:18.0 [8086/0000] ops
PCI: 00:18.0 [8086/0f40] enabled
PCI: 00:18.1 [8086/0000] ops
PCI: 00:18.1 [8086/0f41] enabled
PCI: 00:18.2 [8086/0000] ops
PCI: 00:18.2 [8086/0f42] enabled
PCI: 00:18.3: Disabling device: 18.3
Capability: type 0xff @ 0xfc
Power management CAP offset 0x80.
PCI: 00:18.4: Disabling device: 18.4
Capability: type 0xff @ 0xfc
Power management CAP offset 0x80.
PCI: 00:18.5 [8086/0000] ops
PCI: 00:18.5 [8086/0f45] enabled
PCI: 00:18.6 [8086/0000] ops
PCI: 00:18.6 [8086/0f46] enabled
PCI: 00:18.7: Disabling device: 18.7
Capability: type 0xff @ 0xfc
Power management CAP offset 0x80.
PCI: 00:1a.0 [8086/0f18] enabled
PCI: 00:1b.0 [8086/0f04] ops
PCI: 00:1b.0 [8086/0f04] enabled
PCI: 00:1c.0 [8086/0000] bus ops
PCI: 00:1c.0 [8086/0f48] enabled
PCI: 00:1c.1 [8086/0000] bus ops
No PCIe device present.
reg_script_run_step: POLL timeout waiting for 0x328 to be 0x1000000, got 0x0
PCI: 00:1c.1: Disabling device: 1c.1
Capability: type 0x10 @ 0x40
Capability: type 0x05 @ 0x80
Capability: type 0x0d @ 0x90
Capability: type 0x01 @ 0xa0
Power management CAP offset 0xa0.
PCI: 00:1c.1 [8086/0f4a] disabled
PCI: 00:1c.2: Disabling device: 1c.2
Capability: type 0xff @ 0xfc
Power management CAP offset 0xa0.
PCI: 00:1c.3: Disabling device: 1c.3
Capability: type 0xff @ 0xfc
Power management CAP offset 0xa0.
PCI: 00:1d.0 [8086/0f34] ops
PCI: 00:1d.0 [8086/0f34] enabled
PCI: 00:1e.0 [8086/0000] ops
PCI: 00:1e.0 [8086/0f06] enabled
PCI: 00:1e.1: Disabling device: 1e.1
Capability: type 0xff @ 0xfc
Power management CAP offset 0x80.
PCI: 00:1e.2: Disabling device: 1e.2
Capability: type 0xff @ 0xfc
Power management CAP offset 0x80.
PCI: 00:1e.3: Disabling device: 1e.3
Capability: type 0xff @ 0xfc
Power management CAP offset 0x80.
PCI: 00:1e.4: Disabling device: 1e.4
Power management CAP offset 0x80.
PCI: 00:1e.4 [8086/0000] ops
PCI: 00:1e.4 [8086/0f0c] disabled
PCI: 00:1e.5: Disabling device: 1e.5
Power management CAP offset 0x80.
PCI: 00:1e.5 [8086/0000] ops
PCI: 00:1e.5 [8086/0f0e] disabled
PCI: 00:1f.0 [8086/0f1c] bus ops
PCI: 00:1f.0 [8086/0f1c] enabled
PCI: 00:1f.3: Disabling device: 1f.3
Capability: type 0xff @ 0xfc
Power management CAP offset 0x50.
do_pci_scan_bridge for PCI: 00:1c.0
PCI: pci_scan_bus for bus 01
PCI: 01:00.0 [8086/08b1] enabled
PCI: pci_scan_bus returning with max=001
Capability: type 0x01 @ 0xc8
Capability: type 0x05 @ 0xd0
Capability: type 0x10 @ 0x40
Capability: type 0x10 @ 0x40
Enabling Common Clock Configuration
ASPM: Enabled L1
do_pci_scan_bridge returns max 1
scan_static_bus for PCI: 00:1f.0
PNP: 00ff.1 enabled
PNP: 00ff.0 enabled
scan_static_bus for PCI: 00:1f.0 done
PCI: pci_scan_bus returning with max=001
scan_static_bus for Root Device done
done
BS: BS_DEV_ENUMERATE times (us): entry 0 run 51089 exit 0
found VGA at PCI: 00:02.0
Setting up VGA for PCI: 00:02.0
Setting PCI_BRIDGE_CTL_VGA for bridge DOMAIN: 0000
Setting PCI_BRIDGE_CTL_VGA for bridge Root Device
Allocating resources...
Reading resources...
Root Device read_resources bus 0 link: 0
CPU_CLUSTER: 0 read_resources bus 0 link: 0
APIC: 00 missing read_resources
CPU_CLUSTER: 0 read_resources bus 0 link: 0 done
DOMAIN: 0000 read_resources bus 0 link: 0
PCI: 00:1c.0 read_resources bus 1 link: 0
PCI: 00:1c.0 read_resources bus 1 link: 0 done
PCI: 00:1f.0 read_resources bus 0 link: 0
PNP: 00ff.1 missing read_resources
PCI: 00:1f.0 read_resources bus 0 link: 0 done
DOMAIN: 0000 read_resources bus 0 link: 0 done
Root Device read_resources bus 0 link: 0 done
Done reading resources.
Show resources in subtree (Root Device)...After reading.
Root Device child on link 0 CPU_CLUSTER: 0
CPU_CLUSTER: 0 child on link 0 APIC: 00
APIC: 00
DOMAIN: 0000 child on link 0 PCI: 00:00.0
DOMAIN: 0000 resource base 0 size 0 align 0 gran 0 limit ffff flags 40040100 index 10000000
DOMAIN: 0000 resource base 0 size 0 align 0 gran 0 limit ffffffff flags 40040200 index 10000100
PCI: 00:00.0
PCI: 00:00.0 resource base e0000000 size 10000000 align 0 gran 0 limit 0 flags f0000200 index 27
PCI: 00:00.0 resource base 0 size a0000 align 0 gran 0 limit 0 flags e0004200 index 0
PCI: 00:00.0 resource base c0000 size 7af40000 align 0 gran 0 limit 0 flags e0004200 index 1
PCI: 00:00.0 resource base 7b000000 size 800000 align 0 gran 0 limit 0 flags f0004200 index 2
PCI: 00:00.0 resource base 7b800000 size 4800000 align 0 gran 0 limit 0 flags f0000200 index 3
PCI: 00:00.0 resource base 100000000 size 80000000 align 0 gran 0 limit 0 flags e0004200 index 4
PCI: 00:00.0 resource base a0000 size 20000 align 0 gran 0 limit 0 flags f0000200 index 5
PCI: 00:00.0 resource base c0000 size 40000 align 0 gran 0 limit 0 flags f0004200 index 6
PCI: 00:02.0
PCI: 00:02.0 resource base 0 size 400000 align 22 gran 22 limit ffffffff flags 200 index 10
PCI: 00:02.0 resource base 0 size 10000000 align 28 gran 28 limit ffffffff flags 1200 index 18
PCI: 00:02.0 resource base 0 size 8 align 3 gran 3 limit ffff flags 100 index 20
PCI: 00:11.0
PCI: 00:12.0
PCI: 00:12.0 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 10
PCI: 00:12.0 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 14
PCI: 00:13.0
PCI: 00:14.0
PCI: 00:14.0 resource base 0 size 10000 align 16 gran 16 limit ffffffffffffffff flags 201 index 10
PCI: 00:15.0
PCI: 00:15.0 resource base 0 size 200000 align 21 gran 21 limit ffffffff flags 200 index 10
PCI: 00:15.0 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 14
PCI: 00:15.0 resource base 20000000 size 100000 align 0 gran 0 limit 0 flags f0004200 index a8
PCI: 00:17.0
PCI: 00:17.0 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 10
PCI: 00:17.0 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 14
PCI: 00:18.0
PCI: 00:18.0 resource base 0 size 4000 align 14 gran 14 limit ffffffff flags 200 index 10
PCI: 00:18.0 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 14
PCI: 00:18.1
PCI: 00:18.1 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 10
PCI: 00:18.1 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 14
PCI: 00:18.2
PCI: 00:18.2 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 10
PCI: 00:18.2 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 14
PCI: 00:18.3
PCI: 00:18.4
PCI: 00:18.5
PCI: 00:18.5 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 10
PCI: 00:18.5 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 14
PCI: 00:18.6
PCI: 00:18.6 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 10
PCI: 00:18.6 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 14
PCI: 00:18.7
PCI: 00:1a.0
PCI: 00:1a.0 resource base 0 size 100000 align 20 gran 20 limit ffffffff flags 200 index 10
PCI: 00:1a.0 resource base 0 size 100000 align 20 gran 20 limit ffffffff flags 200 index 14
PCI: 00:1b.0
PCI: 00:1b.0 resource base 0 size 4000 align 14 gran 14 limit ffffffffffffffff flags 201 index 10
PCI: 00:1c.0 child on link 0 PCI: 01:00.0
PCI: 00:1c.0 resource base 0 size 0 align 12 gran 12 limit ffff flags 80102 index 1c
PCI: 00:1c.0 resource base 0 size 0 align 20 gran 20 limit ffffffffffffffff flags 81202 index 24
PCI: 00:1c.0 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
PCI: 01:00.0
PCI: 01:00.0 resource base 0 size 2000 align 13 gran 13 limit ffffffffffffffff flags 201 index 10
PCI: 00:1c.1
PCI: 00:1c.2
PCI: 00:1c.3
PCI: 00:1d.0
PCI: 00:1d.0 resource base 0 size 400 align 10 gran 10 limit ffffffff flags 200 index 10
PCI: 00:1e.0
PCI: 00:1e.0 resource base 0 size 4000 align 14 gran 14 limit ffffffff flags 200 index 10
PCI: 00:1e.0 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 14
PCI: 00:1e.1
PCI: 00:1e.2
PCI: 00:1e.3
PCI: 00:1e.4
PCI: 00:1e.5
PCI: 00:1f.0 child on link 0 PNP: 00ff.1
PCI: 00:1f.0 resource base feb00000 size 100000 align 0 gran 0 limit 0 flags f0000200 index feb
PCI: 00:1f.0 resource base fed03000 size 400 align 0 gran 0 limit 0 flags f0000200 index 44
PCI: 00:1f.0 resource base fed0c000 size 4000 align 0 gran 0 limit 0 flags f0000200 index 4c
PCI: 00:1f.0 resource base fed08000 size 400 align 0 gran 0 limit 0 flags f0000200 index 50
PCI: 00:1f.0 resource base fed01000 size 400 align 0 gran 0 limit 0 flags f0000200 index 54
PCI: 00:1f.0 resource base fef00000 size 100000 align 0 gran 0 limit 0 flags f0000200 index 58
PCI: 00:1f.0 resource base fed05000 size 800 align 0 gran 0 limit 0 flags f0000200 index 5c
PCI: 00:1f.0 resource base fed1c000 size 400 align 0 gran 0 limit 0 flags f0000200 index f0
PCI: 00:1f.0 resource base 0 size 1000 align 0 gran 0 limit 0 flags c0000100 index 0
PNP: 00ff.1
PNP: 00ff.0
PCI: 00:1f.3
DOMAIN: 0000 compute_resources_io: base: 0 size: 0 align: 0 gran: 0 limit: ffff
PCI: 00:1c.0 compute_resources_io: base: 0 size: 0 align: 12 gran: 12 limit: ffff
PCI: 00:1c.0 compute_resources_io: base: 0 size: 0 align: 12 gran: 12 limit: ffff done
PCI: 00:02.0 20 * [0x0 - 0x7] io
DOMAIN: 0000 compute_resources_io: base: 8 size: 8 align: 3 gran: 0 limit: ffff done
DOMAIN: 0000 compute_resources_mem: base: 0 size: 0 align: 0 gran: 0 limit: ffffffff
PCI: 00:1c.0 compute_resources_prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff
PCI: 00:1c.0 compute_resources_prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff done
PCI: 00:1c.0 compute_resources_mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff
PCI: 01:00.0 10 * [0x0 - 0x1fff] mem
PCI: 00:1c.0 compute_resources_mem: base: 2000 size: 100000 align: 20 gran: 20 limit: ffffffff done
PCI: 00:02.0 18 * [0x0 - 0xfffffff] prefmem
PCI: 00:02.0 10 * [0x10000000 - 0x103fffff] mem
PCI: 00:15.0 10 * [0x10400000 - 0x105fffff] mem
PCI: 00:1a.0 10 * [0x10600000 - 0x106fffff] mem
PCI: 00:1a.0 14 * [0x10700000 - 0x107fffff] mem
PCI: 00:1c.0 20 * [0x10800000 - 0x108fffff] mem
PCI: 00:14.0 10 * [0x10900000 - 0x1090ffff] mem
PCI: 00:18.0 10 * [0x10910000 - 0x10913fff] mem
PCI: 00:1b.0 10 * [0x10914000 - 0x10917fff] mem
PCI: 00:1e.0 10 * [0x10918000 - 0x1091bfff] mem
PCI: 00:12.0 10 * [0x1091c000 - 0x1091cfff] mem
PCI: 00:12.0 14 * [0x1091d000 - 0x1091dfff] mem
PCI: 00:15.0 14 * [0x1091e000 - 0x1091efff] mem
PCI: 00:17.0 10 * [0x1091f000 - 0x1091ffff] mem
PCI: 00:17.0 14 * [0x10920000 - 0x10920fff] mem
PCI: 00:18.0 14 * [0x10921000 - 0x10921fff] mem
PCI: 00:18.1 10 * [0x10922000 - 0x10922fff] mem
PCI: 00:18.1 14 * [0x10923000 - 0x10923fff] mem
PCI: 00:18.2 10 * [0x10924000 - 0x10924fff] mem
PCI: 00:18.2 14 * [0x10925000 - 0x10925fff] mem
PCI: 00:18.5 10 * [0x10926000 - 0x10926fff] mem
PCI: 00:18.5 14 * [0x10927000 - 0x10927fff] mem
PCI: 00:18.6 10 * [0x10928000 - 0x10928fff] mem
PCI: 00:18.6 14 * [0x10929000 - 0x10929fff] mem
PCI: 00:1e.0 14 * [0x1092a000 - 0x1092afff] mem
PCI: 00:1d.0 10 * [0x1092b000 - 0x1092b3ff] mem
DOMAIN: 0000 compute_resources_mem: base: 1092b400 size: 1092b400 align: 28 gran: 0 limit: ffffffff done
avoid_fixed_resources: DOMAIN: 0000
avoid_fixed_resources:@DOMAIN: 0000 10000000 limit 0000ffff
avoid_fixed_resources:@DOMAIN: 0000 10000100 limit ffffffff
constrain_resources: DOMAIN: 0000
constrain_resources: PCI: 00:00.0
constrain_resources: PCI: 00:02.0
constrain_resources: PCI: 00:12.0
constrain_resources: PCI: 00:14.0
constrain_resources: PCI: 00:15.0
constrain_resources: PCI: 00:17.0
constrain_resources: PCI: 00:18.0
constrain_resources: PCI: 00:18.1
constrain_resources: PCI: 00:18.2
constrain_resources: PCI: 00:18.5
constrain_resources: PCI: 00:18.6
constrain_resources: PCI: 00:1a.0
constrain_resources: PCI: 00:1b.0
constrain_resources: PCI: 00:1c.0
constrain_resources: PCI: 01:00.0
constrain_resources: PCI: 00:1d.0
constrain_resources: PCI: 00:1e.0
constrain_resources: PCI: 00:1f.0
constrain_resources: PNP: 00ff.1
constrain_resources: PNP: 00ff.0
avoid_fixed_resources2: DOMAIN: 0000@10000000 limit 0000ffff
lim->base 00001000 lim->limit 0000ffff
avoid_fixed_resources2: DOMAIN: 0000@10000100 limit ffffffff
lim->base 80000000 lim->limit dfffffff
Setting resources...
DOMAIN: 0000 allocate_resources_io: base:1000 size:8 align:3 gran:0 limit:ffff
Assigned: PCI: 00:02.0 20 * [0x1000 - 0x1007] io
DOMAIN: 0000 allocate_resources_io: next_base: 1008 size: 8 align: 3 gran: 0 done
PCI: 00:1c.0 allocate_resources_io: base:ffff size:0 align:12 gran:12 limit:ffff
PCI: 00:1c.0 allocate_resources_io: next_base: ffff size: 0 align: 12 gran: 12 done
DOMAIN: 0000 allocate_resources_mem: base:c0000000 size:1092b400 align:28 gran:0 limit:dfffffff
Assigned: PCI: 00:02.0 18 * [0xc0000000 - 0xcfffffff] prefmem
Assigned: PCI: 00:02.0 10 * [0xd0000000 - 0xd03fffff] mem
Assigned: PCI: 00:15.0 10 * [0xd0400000 - 0xd05fffff] mem
Assigned: PCI: 00:1a.0 10 * [0xd0600000 - 0xd06fffff] mem
Assigned: PCI: 00:1a.0 14 * [0xd0700000 - 0xd07fffff] mem
Assigned: PCI: 00:1c.0 20 * [0xd0800000 - 0xd08fffff] mem
Assigned: PCI: 00:14.0 10 * [0xd0900000 - 0xd090ffff] mem
Assigned: PCI: 00:18.0 10 * [0xd0910000 - 0xd0913fff] mem
Assigned: PCI: 00:1b.0 10 * [0xd0914000 - 0xd0917fff] mem
Assigned: PCI: 00:1e.0 10 * [0xd0918000 - 0xd091bfff] mem
Assigned: PCI: 00:12.0 10 * [0xd091c000 - 0xd091cfff] mem
Assigned: PCI: 00:12.0 14 * [0xd091d000 - 0xd091dfff] mem
Assigned: PCI: 00:15.0 14 * [0xd091e000 - 0xd091efff] mem
Assigned: PCI: 00:17.0 10 * [0xd091f000 - 0xd091ffff] mem
Assigned: PCI: 00:17.0 14 * [0xd0920000 - 0xd0920fff] mem
Assigned: PCI: 00:18.0 14 * [0xd0921000 - 0xd0921fff] mem
Assigned: PCI: 00:18.1 10 * [0xd0922000 - 0xd0922fff] mem
Assigned: PCI: 00:18.1 14 * [0xd0923000 - 0xd0923fff] mem
Assigned: PCI: 00:18.2 10 * [0xd0924000 - 0xd0924fff] mem
Assigned: PCI: 00:18.2 14 * [0xd0925000 - 0xd0925fff] mem
Assigned: PCI: 00:18.5 10 * [0xd0926000 - 0xd0926fff] mem
Assigned: PCI: 00:18.5 14 * [0xd0927000 - 0xd0927fff] mem
Assigned: PCI: 00:18.6 10 * [0xd0928000 - 0xd0928fff] mem
Assigned: PCI: 00:18.6 14 * [0xd0929000 - 0xd0929fff] mem
Assigned: PCI: 00:1e.0 14 * [0xd092a000 - 0xd092afff] mem
Assigned: PCI: 00:1d.0 10 * [0xd092b000 - 0xd092b3ff] mem
DOMAIN: 0000 allocate_resources_mem: next_base: d092b400 size: 1092b400 align: 28 gran: 0 done
PCI: 00:1c.0 allocate_resources_prefmem: base:dfffffff size:0 align:20 gran:20 limit:dfffffff
PCI: 00:1c.0 allocate_resources_prefmem: next_base: dfffffff size: 0 align: 20 gran: 20 done
PCI: 00:1c.0 allocate_resources_mem: base:d0800000 size:100000 align:20 gran:20 limit:dfffffff
Assigned: PCI: 01:00.0 10 * [0xd0800000 - 0xd0801fff] mem
PCI: 00:1c.0 allocate_resources_mem: next_base: d0802000 size: 100000 align: 20 gran: 20 done
Root Device assign_resources, bus 0 link: 0
DOMAIN: 0000 assign_resources, bus 0 link: 0
PCI: 00:00.0 missing set_resources
PCI: 00:02.0 10 <- [0x00d0000000 - 0x00d03fffff] size 0x00400000 gran 0x16 mem
PCI: 00:02.0 18 <- [0x00c0000000 - 0x00cfffffff] size 0x10000000 gran 0x1c prefmem
PCI: 00:02.0 20 <- [0x0000001000 - 0x0000001007] size 0x00000008 gran 0x03 io
PCI: 00:12.0 10 <- [0x00d091c000 - 0x00d091cfff] size 0x00001000 gran 0x0c mem
PCI: 00:12.0 14 <- [0x00d091d000 - 0x00d091dfff] size 0x00001000 gran 0x0c mem
PCI: 00:14.0 10 <- [0x00d0900000 - 0x00d090ffff] size 0x00010000 gran 0x10 mem64
PCI: 00:15.0 10 <- [0x00d0400000 - 0x00d05fffff] size 0x00200000 gran 0x15 mem
PCI: 00:15.0 14 <- [0x00d091e000 - 0x00d091efff] size 0x00001000 gran 0x0c mem
PCI: 00:17.0 10 <- [0x00d091f000 - 0x00d091ffff] size 0x00001000 gran 0x0c mem
PCI: 00:17.0 14 <- [0x00d0920000 - 0x00d0920fff] size 0x00001000 gran 0x0c mem
PCI: 00:18.0 10 <- [0x00d0910000 - 0x00d0913fff] size 0x00004000 gran 0x0e mem
PCI: 00:18.0 14 <- [0x00d0921000 - 0x00d0921fff] size 0x00001000 gran 0x0c mem
PCI: 00:18.1 10 <- [0x00d0922000 - 0x00d0922fff] size 0x00001000 gran 0x0c mem
PCI: 00:18.1 14 <- [0x00d0923000 - 0x00d0923fff] size 0x00001000 gran 0x0c mem
PCI: 00:18.2 10 <- [0x00d0924000 - 0x00d0924fff] size 0x00001000 gran 0x0c mem
PCI: 00:18.2 14 <- [0x00d0925000 - 0x00d0925fff] size 0x00001000 gran 0x0c mem
PCI: 00:18.5 10 <- [0x00d0926000 - 0x00d0926fff] size 0x00001000 gran 0x0c mem
PCI: 00:18.5 14 <- [0x00d0927000 - 0x00d0927fff] size 0x00001000 gran 0x0c mem
PCI: 00:18.6 10 <- [0x00d0928000 - 0x00d0928fff] size 0x00001000 gran 0x0c mem
PCI: 00:18.6 14 <- [0x00d0929000 - 0x00d0929fff] size 0x00001000 gran 0x0c mem
PCI: 00:1a.0 10 <- [0x00d0600000 - 0x00d06fffff] size 0x00100000 gran 0x14 mem
PCI: 00:1a.0 14 <- [0x00d0700000 - 0x00d07fffff] size 0x00100000 gran 0x14 mem
PCI: 00:1b.0 10 <- [0x00d0914000 - 0x00d0917fff] size 0x00004000 gran 0x0e mem64
PCI: 00:1c.0 1c <- [0x000000ffff - 0x000000fffe] size 0x00000000 gran 0x0c bus 01 io
PCI: 00:1c.0 24 <- [0x00dfffffff - 0x00dffffffe] size 0x00000000 gran 0x14 bus 01 prefmem
PCI: 00:1c.0 20 <- [0x00d0800000 - 0x00d08fffff] size 0x00100000 gran 0x14 bus 01 mem
PCI: 00:1c.0 assign_resources, bus 1 link: 0
PCI: 01:00.0 10 <- [0x00d0800000 - 0x00d0801fff] size 0x00002000 gran 0x0d mem64
PCI: 00:1c.0 assign_resources, bus 1 link: 0
PCI: 00:1d.0 10 <- [0x00d092b000 - 0x00d092b3ff] size 0x00000400 gran 0x0a mem
PCI: 00:1e.0 10 <- [0x00d0918000 - 0x00d091bfff] size 0x00004000 gran 0x0e mem
PCI: 00:1e.0 14 <- [0x00d092a000 - 0x00d092afff] size 0x00001000 gran 0x0c mem
PCI: 00:1f.0 assign_resources, bus 0 link: 0
PCI: 00:1f.0 assign_resources, bus 0 link: 0
DOMAIN: 0000 assign_resources, bus 0 link: 0
Root Device assign_resources, bus 0 link: 0
Done setting resources.
Show resources in subtree (Root Device)...After assigning values.
Root Device child on link 0 CPU_CLUSTER: 0
CPU_CLUSTER: 0 child on link 0 APIC: 00
APIC: 00
DOMAIN: 0000 child on link 0 PCI: 00:00.0
DOMAIN: 0000 resource base 1000 size 8 align 3 gran 0 limit ffff flags 40040100 index 10000000
DOMAIN: 0000 resource base c0000000 size 1092b400 align 28 gran 0 limit dfffffff flags 40040200 index 10000100
PCI: 00:00.0
PCI: 00:00.0 resource base e0000000 size 10000000 align 0 gran 0 limit 0 flags f0000200 index 27
PCI: 00:00.0 resource base 0 size a0000 align 0 gran 0 limit 0 flags e0004200 index 0
PCI: 00:00.0 resource base c0000 size 7af40000 align 0 gran 0 limit 0 flags e0004200 index 1
PCI: 00:00.0 resource base 7b000000 size 800000 align 0 gran 0 limit 0 flags f0004200 index 2
PCI: 00:00.0 resource base 7b800000 size 4800000 align 0 gran 0 limit 0 flags f0000200 index 3
PCI: 00:00.0 resource base 100000000 size 80000000 align 0 gran 0 limit 0 flags e0004200 index 4
PCI: 00:00.0 resource base a0000 size 20000 align 0 gran 0 limit 0 flags f0000200 index 5
PCI: 00:00.0 resource base c0000 size 40000 align 0 gran 0 limit 0 flags f0004200 index 6
PCI: 00:02.0
PCI: 00:02.0 resource base d0000000 size 400000 align 22 gran 22 limit dfffffff flags 60000200 index 10
PCI: 00:02.0 resource base c0000000 size 10000000 align 28 gran 28 limit dfffffff flags 60001200 index 18
PCI: 00:02.0 resource base 1000 size 8 align 3 gran 3 limit ffff flags 60000100 index 20
PCI: 00:11.0
PCI: 00:12.0
PCI: 00:12.0 resource base d091c000 size 1000 align 12 gran 12 limit dfffffff flags 60000200 index 10
PCI: 00:12.0 resource base d091d000 size 1000 align 12 gran 12 limit dfffffff flags 60000200 index 14
PCI: 00:13.0
PCI: 00:14.0
PCI: 00:14.0 resource base d0900000 size 10000 align 16 gran 16 limit dfffffff flags 60000201 index 10
PCI: 00:15.0
PCI: 00:15.0 resource base d0400000 size 200000 align 21 gran 21 limit dfffffff flags 60000200 index 10
PCI: 00:15.0 resource base d091e000 size 1000 align 12 gran 12 limit dfffffff flags 60000200 index 14
PCI: 00:15.0 resource base 20000000 size 100000 align 0 gran 0 limit 0 flags f0004200 index a8
PCI: 00:17.0
PCI: 00:17.0 resource base d091f000 size 1000 align 12 gran 12 limit dfffffff flags 60000200 index 10
PCI: 00:17.0 resource base d0920000 size 1000 align 12 gran 12 limit dfffffff flags 60000200 index 14
PCI: 00:18.0
PCI: 00:18.0 resource base d0910000 size 4000 align 14 gran 14 limit dfffffff flags 60000200 index 10
PCI: 00:18.0 resource base d0921000 size 1000 align 12 gran 12 limit dfffffff flags 60000200 index 14
PCI: 00:18.1
PCI: 00:18.1 resource base d0922000 size 1000 align 12 gran 12 limit dfffffff flags 60000200 index 10
PCI: 00:18.1 resource base d0923000 size 1000 align 12 gran 12 limit dfffffff flags 60000200 index 14
PCI: 00:18.2
PCI: 00:18.2 resource base d0924000 size 1000 align 12 gran 12 limit dfffffff flags 60000200 index 10
PCI: 00:18.2 resource base d0925000 size 1000 align 12 gran 12 limit dfffffff flags 60000200 index 14
PCI: 00:18.3
PCI: 00:18.4
PCI: 00:18.5
PCI: 00:18.5 resource base d0926000 size 1000 align 12 gran 12 limit dfffffff flags 60000200 index 10
PCI: 00:18.5 resource base d0927000 size 1000 align 12 gran 12 limit dfffffff flags 60000200 index 14
PCI: 00:18.6
PCI: 00:18.6 resource base d0928000 size 1000 align 12 gran 12 limit dfffffff flags 60000200 index 10
PCI: 00:18.6 resource base d0929000 size 1000 align 12 gran 12 limit dfffffff flags 60000200 index 14
PCI: 00:18.7
PCI: 00:1a.0
PCI: 00:1a.0 resource base d0600000 size 100000 align 20 gran 20 limit dfffffff flags 60000200 index 10
PCI: 00:1a.0 resource base d0700000 size 100000 align 20 gran 20 limit dfffffff flags 60000200 index 14
PCI: 00:1b.0
PCI: 00:1b.0 resource base d0914000 size 4000 align 14 gran 14 limit dfffffff flags 60000201 index 10
PCI: 00:1c.0 child on link 0 PCI: 01:00.0
PCI: 00:1c.0 resource base ffff size 0 align 12 gran 12 limit ffff flags 60080102 index 1c
PCI: 00:1c.0 resource base dfffffff size 0 align 20 gran 20 limit dfffffff flags 60081202 index 24
PCI: 00:1c.0 resource base d0800000 size 100000 align 20 gran 20 limit dfffffff flags 60080202 index 20
PCI: 01:00.0
PCI: 01:00.0 resource base d0800000 size 2000 align 13 gran 13 limit dfffffff flags 60000201 index 10
PCI: 00:1c.1
PCI: 00:1c.2
PCI: 00:1c.3
PCI: 00:1d.0
PCI: 00:1d.0 resource base d092b000 size 400 align 10 gran 10 limit dfffffff flags 60000200 index 10
PCI: 00:1e.0
PCI: 00:1e.0 resource base d0918000 size 4000 align 14 gran 14 limit dfffffff flags 60000200 index 10
PCI: 00:1e.0 resource base d092a000 size 1000 align 12 gran 12 limit dfffffff flags 60000200 index 14
PCI: 00:1e.1
PCI: 00:1e.2
PCI: 00:1e.3
PCI: 00:1e.4
PCI: 00:1e.5
PCI: 00:1f.0 child on link 0 PNP: 00ff.1
PCI: 00:1f.0 resource base feb00000 size 100000 align 0 gran 0 limit 0 flags f0000200 index feb
PCI: 00:1f.0 resource base fed03000 size 400 align 0 gran 0 limit 0 flags f0000200 index 44
PCI: 00:1f.0 resource base fed0c000 size 4000 align 0 gran 0 limit 0 flags f0000200 index 4c
PCI: 00:1f.0 resource base fed08000 size 400 align 0 gran 0 limit 0 flags f0000200 index 50
PCI: 00:1f.0 resource base fed01000 size 400 align 0 gran 0 limit 0 flags f0000200 index 54
PCI: 00:1f.0 resource base fef00000 size 100000 align 0 gran 0 limit 0 flags f0000200 index 58
PCI: 00:1f.0 resource base fed05000 size 800 align 0 gran 0 limit 0 flags f0000200 index 5c
PCI: 00:1f.0 resource base fed1c000 size 400 align 0 gran 0 limit 0 flags f0000200 index f0
PCI: 00:1f.0 resource base 0 size 1000 align 0 gran 0 limit 0 flags c0000100 index 0
PNP: 00ff.1
PNP: 00ff.0
PCI: 00:1f.3
Done allocating resources.
BS: BS_DEV_RESOURCES times (us): entry 0 run 3582 exit 0
Enabling resources...
PCI: 00:02.0 subsystem <- 0000/0000
PCI: 00:02.0 cmd <- 03
PCI: 00:12.0 subsystem <- 0000/0000
PCI: 00:12.0 cmd <- 106
PCI: 00:14.0 subsystem <- 0000/0000
PCI: 00:14.0 cmd <- 102
PCI: 00:15.0 subsystem <- 0000/0000
PCI: 00:15.0 cmd <- 102
PCI: 00:17.0 subsystem <- 0000/0000
PCI: 00:17.0 cmd <- 106
PCI: 00:18.0 subsystem <- 0000/0000
PCI: 00:18.0 cmd <- 106
PCI: 00:18.1 subsystem <- 0000/0000
PCI: 00:18.1 cmd <- 102
PCI: 00:18.2 subsystem <- 0000/0000
PCI: 00:18.2 cmd <- 102
PCI: 00:18.5 subsystem <- 0000/0000
PCI: 00:18.5 cmd <- 102
PCI: 00:18.6 subsystem <- 0000/0000
PCI: 00:18.6 cmd <- 102
PCI: 00:1a.0 subsystem <- 0000/0000
PCI: 00:1a.0 cmd <- 102
PCI: 00:1b.0 subsystem <- 0000/0000
PCI: 00:1b.0 cmd <- 102
PCI: 00:1c.0 bridge ctrl <- 0003
PCI: 00:1c.0 subsystem <- 0000/0000
PCI: 00:1c.0 cmd <- 106
PCI: 00:1d.0 subsystem <- 0000/0000
PCI: 00:1d.0 cmd <- 102
PCI: 00:1e.0 subsystem <- 0000/0000
PCI: 00:1e.0 cmd <- 106
PCI: 01:00.0 cmd <- 02
done.
BS: BS_DEV_ENABLE times (us): entry 0 run 868 exit 0
Applying SOC Thermal settings for DPTF.
Initializing devices...
Root Device init
mainboard_ec_init
Chrome EC: Set SMI mask to 0x00000001
Chrome EC: Set WAKE mask to 0x00000000
Root Device init 2319 usecs
CPU_CLUSTER: 0 init
MTRR: Physical address space:
0x0000000000000000 - 0x00000000000a0000 size 0x000a0000 type 6
0x00000000000a0000 - 0x00000000000c0000 size 0x00020000 type 0
0x00000000000c0000 - 0x000000007b800000 size 0x7b740000 type 6
0x000000007b800000 - 0x00000000ff800000 size 0x84000000 type 0
0x00000000ff800000 - 0x0000000100000000 size 0x00800000 type 5
0x0000000100000000 - 0x0000000180000000 size 0x80000000 type 6
MTRR: Fixed MSR 0x250 0x0606060606060606
MTRR: Fixed MSR 0x258 0x0606060606060606
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x0606060606060606
MTRR: Fixed MSR 0x269 0x0606060606060606
MTRR: Fixed MSR 0x26a 0x0606060606060606
MTRR: Fixed MSR 0x26b 0x0606060606060606
MTRR: Fixed MSR 0x26c 0x0606060606060606
MTRR: Fixed MSR 0x26d 0x0606060606060606
MTRR: Fixed MSR 0x26e 0x0606060606060606
MTRR: Fixed MSR 0x26f 0x0606060606060606
call enable_fixed_mtrr()
MTRR: default type WB/UC MTRR counts: 11/8.
MTRR: UC selected as default type.
MTRR: 0 base 0x0000000000000000 mask 0x0000000fc0000000 type 6
MTRR: 1 base 0x0000000040000000 mask 0x0000000fe0000000 type 6
MTRR: 2 base 0x0000000060000000 mask 0x0000000ff0000000 type 6
MTRR: 3 base 0x0000000070000000 mask 0x0000000ff8000000 type 6
MTRR: 4 base 0x0000000078000000 mask 0x0000000ffc000000 type 6
MTRR: 5 base 0x000000007b800000 mask 0x0000000fff800000 type 0
Taking a reserved OS MTRR.
MTRR: 6 base 0x00000000ff800000 mask 0x0000000fff800000 type 0
Taking a reserved OS MTRR.
MTRR: 7 base 0x0000000100000000 mask 0x0000000f00000000 type 6
MTRR check
Fixed MTRRs : Enabled
Variable MTRRs: Enabled
Turbo is available but hidden
Turbo has been enabled
CPU: Intel(R) Celeron(R) CPU N2840 @ 2.16GHz.
Loading module at 00030000 with entry 00030000. filesize: 0x130 memsize: 0x130
Processing 27 relocs with adjust value of 0x0002f000
Attempting to start 1 APs
Waiting for 10ms after sending INIT.
Waiting for 1st SIPI to complete...done.
Waiting for 2nd SIPI to complete...done.
AP: slot 1 apic_id 2.
Loading module at 00038000 with entry 00038000. filesize: 0x140 memsize: 0x140
Processing 21 relocs with adjust value of 0x00037000
SMM Module: stub loaded at 00038000. Will call 7af9fdfa(00000000)
Installing SMM handler to 0x7b000000
Loading module at 7b010000 with entry 7b010a07. filesize: 0x68e8 memsize: 0xa958
Processing 539 relocs with adjust value of 0x7b00f000
Loading module at 7b008000 with entry 7b008000. filesize: 0x140 memsize: 0x140
Processing 21 relocs with adjust value of 0x7b007000
SMM Module: placing jmp sequence at 7b007c00 rel16 0x03fd
SMM Module: stub loaded at 7b008000. Will call 7b010a07(00000000)
SF: Detected W25Q64DW with page size 1000, total 800000
FMAP: Found "FMAP" version 1.0 at ffe10000.
FMAP: base = 0 size = 800000 #areas = 31
FMAP: area RW_ELOG found
FMAP: offset: 3f0000
FMAP: size: 16384 bytes
FMAP: No valid base address, using 0xff800000
FMAP: RW_ELOG at ffbf0000 (offset 3f0000)
ELOG: FLASH @0x7afddee0 [SPI 0x003f0000]
ELOG: area is 4096 bytes, full threshold 3072, shrink size 1024
ELOG: Event(17) added with size 13
ELOG: Event(9A) added with size 9
Initializing Southbridge SMI... pmbase = 0x0400
SMI_STS: PM1
PM1_STS: USB
GPE0a_STS: CORE_GPIO_0
ALT_GPIO_SMI: CORE_GPIO_0
New SMBASE 0x7b000000
Relocation complete.
New SMBASE 0x7afffc00
Relocation complete.
Initializing CPU #0
CPU: vendor Intel device 30678
CPU: family 06, model 37, stepping 08
Init BayTrail core.
CPU #0 initialized
Initializing CPU #1
CPU: vendor Intel device 30678
CPU: family 06, model 37, stepping 08
Init BayTrail core.
Turbo is available and visible
CPU #1 initialized
Enabling SMIs.
GPIO_ROUT = 00024000
ALT_GPIO_SMI = 00000080
CPU_CLUSTER: 0 init 18330 usecs
PCI: 00:02.0 init
GFX: Pre VBIOS Init
GFX: Power Management Init
GFX: Initialize PIPEA
In CBFS, ROM address for PCI: 00:02.0 = fff004f8
PCI expansion ROM, signature 0xaa55, INIT size 0x10000, data ptr 0x0040
PCI ROM image, vendor ID 8086, device ID 0f31,
PCI ROM image, Class Code 030000, Code Type 00
Copying VGA ROM Image from fff004f8 to 0xc0000, 0x10000 bytes
Not running VGA Option ROM
GFX: Post VBIOS Init
PCI: 00:02.0 init 12708 usecs
PCI: 00:12.0 init
Overriding SD Card controller caps.
PCI: 00:12.0 init 13 usecs
PCI: 00:14.0 init
USB: Route ports to XHCI controller
PCI: 00:14.0 init 424 usecs
PCI: 00:15.0 init
LPE Audio codec clock set to 25MHz.
PCI: 00:15.0 init 17 usecs
PCI: 00:17.0 init
eMMC init
PCI: 00:17.0 init 26 usecs
PCI: 00:18.0 init
PCI: 00:18.0 init 12 usecs
PCI: 00:18.1 init
Releasing I2C device from reset.
PCI: 00:18.1 init 15 usecs
PCI: 00:18.2 init
Releasing I2C device from reset.
PCI: 00:18.2 init 14 usecs
PCI: 00:18.5 init
Releasing I2C device from reset.
PCI: 00:18.5 init 14 usecs
PCI: 00:18.6 init
Releasing I2C device from reset.
PCI: 00:18.6 init 14 usecs
PCI: 00:1a.0 init
PCI: 00:1a.0 init 2 usecs
PCI: 00:1b.0 init
codec mask = 4
HDA: Initializing codec #2
HDA: codec viddid: 80862882
HDA: verb loaded.
PCI: 00:1b.0 init 3572 usecs
PCI: 00:1c.0 init
PCI: 00:1c.0 init 28 usecs
PCI: 00:1d.0 init
PCI: 00:1d.0: Disabling device: 1d.0
Capability: type 0xff @ 0xfc
Power management CAP offset 0x70.
PCI: 00:1d.0 init 59 usecs
PCI: 00:1e.0 init
PCI: 00:1e.0 init 12 usecs
PCI: 00:1f.0 init
RTC Init
Disabling slp_x stretching.
PCI: 00:1f.0 init 42 usecs
PCI: 01:00.0 init
PCI: 01:00.0 init 2 usecs
PNP: 00ff.0 init
Keyboard init...
Google Chrome EC: Initializing keyboard.
Google Chrome EC: Hello got back 11223344 status (0)
Google Chrome EC: version:
ro: swanky_v1.6.197-c5a86fe
rw: swanky_v1.6.197-c5a86fe
running image: 2
PNP: 00ff.0 init 13460 usecs
Devices initialized
Show all devs...After init.
Root Device: enabled 1
CPU_CLUSTER: 0: enabled 1
APIC: 00: enabled 1
DOMAIN: 0000: enabled 1
PCI: 00:00.0: enabled 1
PCI: 00:02.0: enabled 1
PCI: 00:11.0: enabled 0
PCI: 00:12.0: enabled 1
PCI: 00:13.0: enabled 0
PCI: 00:14.0: enabled 1
PCI: 00:15.0: enabled 1
PCI: 00:17.0: enabled 1
PCI: 00:18.0: enabled 1
PCI: 00:18.1: enabled 1
PCI: 00:18.2: enabled 1
PCI: 00:18.3: enabled 0
PCI: 00:18.4: enabled 0
PCI: 00:18.5: enabled 1
PCI: 00:18.6: enabled 1
PCI: 00:18.7: enabled 0
PCI: 00:1a.0: enabled 1
PCI: 00:1b.0: enabled 1
PCI: 00:1c.0: enabled 1
PCI: 00:1c.1: enabled 0
PCI: 00:1c.2: enabled 0
PCI: 00:1c.3: enabled 0
PCI: 00:1d.0: enabled 0
PCI: 00:1e.0: enabled 1
PCI: 00:1e.1: enabled 0
PCI: 00:1e.2: enabled 0
PCI: 00:1e.3: enabled 0
PCI: 00:1e.4: enabled 0
PCI: 00:1e.5: enabled 0
PCI: 00:1f.0: enabled 1
PNP: 00ff.1: enabled 1
PCI: 00:1f.3: enabled 0
PCI: 01:00.0: enabled 1
PNP: 00ff.0: enabled 1
APIC: 02: enabled 1
BS: BS_DEV_INIT times (us): entry 13 run 53134 exit 2
BS: BS_POST_DEVICE times (us): entry 0 run 14 exit 0
BS: BS_OS_RESUME_CHECK times (us): entry 0 run 13 exit 0
Updating MRC cache data.
FMAP: area RW_MRC_CACHE found
FMAP: offset: 3e0000
FMAP: size: 65536 bytes
FMAP: No valid base address, using 0xff800000
FMAP: RW_MRC_CACHE at ffbe0000 (offset 3e0000)
MRC cache up to date.
ACPI: Writing ACPI tables at 7af78000.
ACPI: * FACS
ACPI: * DSDT
ACPI: * FADT
SCI is IRQ9
ACPI: added table 1/32, length now 40
ACPI: * HPET
ACPI: added table 2/32, length now 44
ACPI: * MADT
ACPI: added table 3/32, length now 48
ACPI: * MCFG
ACPI: added table 4/32, length now 52
ACPI: Patching up global NVS in DSDT at offset 0x00ab -> 7af9a000
Ramoops buffer: 0x100000@0x7ae77000.
ACPI: * DSDT @ 7af78250 Length 4495
ACPI: * SSDT
Turbo is available and visible
PSS: 2167MHz power 7000 control 0x1f4a status 0x1f4a
PSS: 2166MHz power 7000 control 0x1a40 status 0x1a40
PSS: 1999MHz power 6312 control 0x183f status 0x183f
PSS: 1833MHz power 5649 control 0x163c status 0x163c
PSS: 1666MHz power 5016 control 0x1438 status 0x1438
PSS: 1499MHz power 4412 control 0x1235 status 0x1235
PSS: 1333MHz power 3827 control 0x1032 status 0x1032
PSS: 1166MHz power 3268 control 0xe2f status 0xe2f
PSS: 999MHz power 2733 control 0xc2b status 0xc2b
PSS: 833MHz power 2220 control 0xa28 status 0xa28
PSS: 666MHz power 1729 control 0x825 status 0x825
PSS: 499MHz power 1263 control 0x621 status 0x621
Turbo is available and visible
PSS: 2167MHz power 7000 control 0x1f4a status 0x1f4a
PSS: 2166MHz power 7000 control 0x1a40 status 0x1a40
PSS: 1999MHz power 6312 control 0x183f status 0x183f
PSS: 1833MHz power 5649 control 0x163c status 0x163c
PSS: 1666MHz power 5016 control 0x1438 status 0x1438
PSS: 1499MHz power 4412 control 0x1235 status 0x1235
PSS: 1333MHz power 3827 control 0x1032 status 0x1032
PSS: 1166MHz power 3268 control 0xe2f status 0xe2f
PSS: 999MHz power 2733 control 0xc2b status 0xc2b
PSS: 833MHz power 2220 control 0xa28 status 0xa28
PSS: 666MHz power 1729 control 0x825 status 0x825
PSS: 499MHz power 1263 control 0x621 status 0x621
ACPI: added table 5/32, length now 56
current = 7af7e190
ACPI: done.
ACPI tables: 24976 bytes.
smbios_write_tables: 7ae76000
Root Device (GOOGLE Swanky)
CPU_CLUSTER: 0 (Intel BayTrail SoC)
APIC: 00 (Intel BayTrail SoC)
DOMAIN: 0000 (Intel BayTrail SoC)
PCI: 00:00.0 (Intel BayTrail SoC)
PCI: 00:02.0 (Intel BayTrail SoC)
PCI: 00:11.0 (Intel BayTrail SoC)
PCI: 00:12.0 (Intel BayTrail SoC)
PCI: 00:13.0 (Intel BayTrail SoC)
PCI: 00:14.0 (Intel BayTrail SoC)
PCI: 00:15.0 (Intel BayTrail SoC)
PCI: 00:17.0 (Intel BayTrail SoC)
PCI: 00:18.0 (Intel BayTrail SoC)
PCI: 00:18.1 (Intel BayTrail SoC)
PCI: 00:18.2 (Intel BayTrail SoC)
PCI: 00:18.3 (Intel BayTrail SoC)
PCI: 00:18.4 (Intel BayTrail SoC)
PCI: 00:18.5 (Intel BayTrail SoC)
PCI: 00:18.6 (Intel BayTrail SoC)
PCI: 00:18.7 (Intel BayTrail SoC)
PCI: 00:1a.0 (Intel BayTrail SoC)
PCI: 00:1b.0 (Intel BayTrail SoC)
PCI: 00:1c.0 (Intel BayTrail SoC)
PCI: 00:1c.1 (Intel BayTrail SoC)
PCI: 00:1c.2 (Intel BayTrail SoC)
PCI: 00:1c.3 (Intel BayTrail SoC)
PCI: 00:1d.0 (Intel BayTrail SoC)
PCI: 00:1e.0 (Intel BayTrail SoC)
PCI: 00:1e.1 (Intel BayTrail SoC)
PCI: 00:1e.2 (Intel BayTrail SoC)
PCI: 00:1e.3 (Intel BayTrail SoC)
PCI: 00:1e.4 (Intel BayTrail SoC)
PCI: 00:1e.5 (Intel BayTrail SoC)
PCI: 00:1f.0 (Intel BayTrail SoC)
PNP: 00ff.1 (Google Chrome EC)
PCI: 00:1f.3 (Intel BayTrail SoC)
PCI: 01:00.0 (unknown)
PNP: 00ff.0 (unknown)
APIC: 02 (unknown)
SMBIOS tables: 422 bytes.
Writing table forward entry at 0x00000500
Wrote coreboot table at: 00000500, 0x10 bytes, checksum a4f7
Table forward entry ends at 0x00000528.
... aligned to 0x00001000
Writing coreboot table at 0x7ae6e000
rom_table_end = 0x7ae6e000
... aligned to 0x7ae70000
0. 0000000000000000-0000000000000fff: CONFIGURATION TABLES
1. 0000000000001000-000000000009ffff: RAM
2. 00000000000a0000-00000000000fffff: RESERVED
3. 0000000000100000-000000001fffffff: RAM
4. 0000000020000000-00000000200fffff: RESERVED
5. 0000000020100000-000000007ae6dfff: RAM
6. 000000007ae6e000-000000007affffff: CONFIGURATION TABLES
7. 000000007b000000-000000007fffffff: RESERVED
8. 00000000e0000000-00000000efffffff: RESERVED
9. 00000000feb00000-00000000febfffff: RESERVED
10. 00000000fed01000-00000000fed01fff: RESERVED
11. 00000000fed03000-00000000fed03fff: RESERVED
12. 00000000fed05000-00000000fed05fff: RESERVED
13. 00000000fed08000-00000000fed08fff: RESERVED
14. 00000000fed0c000-00000000fed0ffff: RESERVED
15. 00000000fed1c000-00000000fed1cfff: RESERVED
16. 00000000fef00000-00000000feffffff: RESERVED
17. 0000000100000000-000000017fffffff: RAM
Wrote coreboot table at: 7ae6e000, 0x420 bytes, checksum b400
coreboot table: 1080 bytes.
CBMEM ROOT 0. 7afff000 00001000
CAR GLOBALS 1. 7affe000 00001000
CONSOLE 2. 7afee000 00010000
POWER STATE 3. 7afed000 00001000
MRC DATA 4. 7afeb000 00002000
ROMSTAGE 5. 7afea000 00001000
TIME STAMP 6. 7afe9000 00001000
ROMSTG STCK 7. 7afe4000 00005000
VBOOT 8. 7afe3000 00001000
RAMSTAGE 9. 7af9d000 00046000
GDT 10. 7af9c000 00001000
ACPI GNVS 11. 7af9a000 00002000
REFCODE 12. 7af94000 00006000
SMM BACKUP 13. 7af84000 00010000
ACPI 14. 7af78000 0000c000
GNVS PTR 15. 7af77000 00001000
RAMOOPS 16. 7ae77000 00100000
SMBIOS 17. 7ae76000 00001000
COREBOOT 18. 7ae6e000 00008000
BS: BS_WRITE_TABLES times (us): entry 31458 run 1859 exit 0
Booting 0x0 byte payload at 0x00000000.
Payload aligned size: 0xaf40
Loading segment from rom address 0x7ae63038
code (compression=1)
New segment dstaddr 0xeb528 memsize 0x14ad8 srcaddr 0x7ae63070 filesize 0xaec8
(cleaned up) New segment addr 0xeb528 size 0x14ad8 offset 0x7ae63070 filesize 0xaec8
Loading segment from rom address 0x7ae63054
Entry Point 0x000ff06e
Payload (probably SeaBIOS) loaded into a reserved area in the lower 1MB
Loading Segment: addr: 0x00000000000eb528 memsz: 0x0000000000014ad8 filesz: 0x000000000000aec8
lb: [0x000000007af9e000, 0x000000007afe1048)
Post relocation: addr: 0x00000000000eb528 memsz: 0x0000000000014ad8 filesz: 0x000000000000aec8
using LZMA
[ 0x000eb528, 00100000, 0x00100000) <- 7ae63070
dest 000eb528, end 00100000, bouncebuffer ffffffff
Loaded segments
Finalizing SMM.
Applying perf/power settings.
BS: BS_PAYLOAD_LOAD times (us): entry 0 run 18447 exit 702
Jumping to boot code at 000ff06e
CPU0: stack: 7afdc000 - 7afdd000, lowest used address 7afdca84, stack used: 1404 bytes
SeaBIOS (version rel-1.9.0-101-g36a4e02-06/02/16-johnlewis.ie)
BUILD: gcc: (GCC) 4.4.7 20120313 (Red Hat 4.4.7-16) binutils: version 2.20.51.0.2-5.43.el6 20100205
Found coreboot cbmem console @ 7afee000
Found mainboard GOOGLE Swanky
Relocating init from 0x000ec590 to 0x7ae25dd0 (size 33136)
Found CBFS header at 0xfffff650
multiboot: eax=ff06e, ebx=ff06e
boot order:
1: /pci@i0cf8/usb@14/usb-*@0
2: /pci@i0cf8/usb@14/usb-*@1
3: /pci@i0cf8/usb@14/usb-*@2
4: /pci@i0cf8/usb@14/usb-*@3
5: /pci@i0cf8/usb@14/usb-*@4
6: /pci@i0cf8/usb@14/usb-*@5
7: /pci@i0cf8/usb@14/usb-*@6
8: /pci@i0cf8/usb@14/usb-*@7
9: /pci@i0cf8/usb@14/usb-*@8
10: /pci@i0cf8/usb@14/usb-*@9
11: /pci@i0cf8/usb@14/usb-*@a
12: /pci@i0cf8/usb@14/usb-*@b
13: /pci@i0cf8/usb@14/usb-*@c
14: /pci@i0cf8/usb@14/usb-*@d
15: /pci@i0cf8/usb@14/usb-*@e
16: /pci@i0cf8/usb@14/usb-*@f
17: /pci@i0cf8/usb@1d/hub@1/*@0
18: /pci@i0cf8/usb@1d/hub@1/*@1
19: /pci@i0cf8/usb@1d/hub@1/*@2
20: /pci@i0cf8/usb@1d/hub@1/*@3
21: /pci@i0cf8/usb@1d/hub@1/*@4
22: /pci@i0cf8/usb@1d/hub@1/*@5
23: /pci@i0cf8/usb@1d/hub@1/*@6
24: /pci@i0cf8/usb@1d/hub@1/*@7
25: /pci@i0cf8/usb@1d/hub@1/*@8
26: /pci@i0cf8/usb@1d/hub@1/*@9
27: /pci@i0cf8/usb@1d/hub@1/*@a
28: /pci@i0cf8/usb@1d/hub@1/*@b
29: /pci@i0cf8/usb@1d/hub@1/*@c
30: /pci@i0cf8/usb@1d/hub@1/*@d
31: /pci@i0cf8/usb@1d/hub@1/*@e
32: /pci@i0cf8/usb@1d/hub@1/*@f
33: /pci@i0cf8/*@1f,2/drive@0/disk@0
34:
Found 8 PCI devices (max PCI bus is 01)
Copying SMBIOS entry point from 0x7ae76000 to 0x000f46e0
Copying ACPI RSDP from 0x7af78000 to 0x000f46b0
Using pmtimer, ioport 0x408
Scan for VGA option rom
Running option rom at c000:0003
Turning on vga text mode console
SeaBIOS (version rel-1.9.0-101-g36a4e02-06/02/16-johnlewis.ie)
XHCI init on dev 00:14.0: regs @ 0xd0900000, 7 ports, 32 slots, 32 byte contexts
XHCI protocol USB 2.00, 6 ports (offset 1), def 3018
XHCI protocol USB 3.00, 1 ports (offset 7), def 1000
XHCI extcap 0xc1 @ 0xd0908040
XHCI extcap 0xc0 @ 0xd0908070
XHCI extcap 0x1 @ 0xd0908460
XHCI extcap 0xa @ 0xd0908480
Searching bootorder for: /rom@etc/sdcard1
Searching bootorder for: /rom@etc/sdcard0
Starting sdcard controller check at addr d091f000
Starting sdcard controller check at addr d091c000
Discarding ps2 data aa (status=03)
PS2 keyboard initialized
Found sdcard at 0xd091f000: MMC drive 016GE2 15028MiB
XHCI port #3: 0x00200e03, powered, enabled, pls 0, speed 3 [High]
XHCI port #4: 0x00200603, powered, enabled, pls 0, speed 1 [Full]
xhci_realloc_pipe: reconf ctl endpoint pkt size: 8 -> 64
XHCI no devices found
All threads complete.
Scan for option roms
Press ESC for boot menu.
Searching bootorder for: HALT
drive 0x000f4680: PCHS=0/0/0 translation=lba LCHS=1024/255/63 s=30777344
Space available for UMB: ce800-ef000, f0000-f4680
Returned 188416 bytes of ZoneHigh
e820 map has 17 items:
0: 0000000000000000 - 000000000009fc00 = 1 RAM
1: 000000000009fc00 - 00000000000a0000 = 2 RESERVED
2: 00000000000f0000 - 0000000000100000 = 2 RESERVED
3: 0000000000100000 - 0000000020000000 = 1 RAM
4: 0000000020000000 - 0000000020100000 = 2 RESERVED
5: 0000000020100000 - 000000007ae5c000 = 1 RAM
6: 000000007ae5c000 - 0000000080000000 = 2 RESERVED
7: 00000000e0000000 - 00000000f0000000 = 2 RESERVED
8: 00000000feb00000 - 00000000fec00000 = 2 RESERVED
9: 00000000fed01000 - 00000000fed02000 = 2 RESERVED
10: 00000000fed03000 - 00000000fed04000 = 2 RESERVED
11: 00000000fed05000 - 00000000fed06000 = 2 RESERVED
12: 00000000fed08000 - 00000000fed09000 = 2 RESERVED
13: 00000000fed0c000 - 00000000fed10000 = 2 RESERVED
14: 00000000fed1c000 - 00000000fed1d000 = 2 RESERVED
15: 00000000fef00000 - 00000000ff000000 = 2 RESERVED
16: 0000000100000000 - 0000000180000000 = 1 RAM
enter handle_19:
NULL
Booting from Hard Disk...
Booting from 0000:7c00
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment