Skip to content

Instantly share code, notes, and snippets.

@jz5
Created November 19, 2013 02:55
Show Gist options
  • Star 0 You must be signed in to star a gist
  • Fork 0 You must be signed in to fork a gist
  • Save jz5/7539531 to your computer and use it in GitHub Desktop.
Save jz5/7539531 to your computer and use it in GitHub Desktop.
SystemVerilog loop generate
for (genvar i = 0; i < SIZE; i++) begin
m i_m(.clk(clk), .rst_n(rst_n), .x(x[i]), .y(y));
end
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment