SystemVerilog loop generate

gistfile1.v

for (genvar i = 0; i < SIZE; i++) begin
    m i_m(.clk(clk), .rst_n(rst_n), .x(x[i]), .y(y));
end