Skip to content

Instantly share code, notes, and snippets.

@jz5

jz5/gist:7539531

Created Nov 19, 2013
Embed
What would you like to do?
SystemVerilog loop generate
for (genvar i = 0; i < SIZE; i++) begin
m i_m(.clk(clk), .rst_n(rst_n), .x(x[i]), .y(y));
end
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment