counter enable

gistfile1.v

always @(posedge clk or negedge rst_n) begin
    if (~rst_n) begin
        enable <= 1'b0;
    end
    else if (start) begin
        enable <= 1'b1;
    end
    else if (finish) begin
        enable <= 1'b0;
    end
end