This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
################################################################################ | |
# ... output of lspci -vvv | |
# OpenELEC release: Intel.x86_64-3.2.3 | |
# | |
################################################################################ | |
00:00.0 Host bridge: Intel Corporation 3rd Gen Core processor DRAM Controller (rev 09) | |
Subsystem: Intel Corporation 3rd Gen Core processor DRAM Controller | |
Control: I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- DisINTx- | |
Status: Cap+ 66MHz- UDF- FastB2B+ ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort+ >SERR- <PERR- INTx- | |
Latency: 0 |