Created
January 12, 2018 14:49
-
-
Save kj77/f7c46a04daac45b802268fcc13272eaa to your computer and use it in GitHub Desktop.
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
| /dts-v1/; | |
| / { | |
| #address-cells = <0x2>; | |
| #size-cells = <0x2>; | |
| model = "Qualcomm Technologies, Inc. MSM8953 + PMI8950 QRD SKU3"; | |
| compatible = "qcom,msm8953-qrd-sku3", "qcom,msm8953-qrd", "qcom,msm8953", "qcom,qrd"; | |
| qcom,msm-id = <0x125 0x0>; | |
| interrupt-parent = <0x1>; | |
| qcom,board-id = <0x1000b 0x0>; | |
| cpus { | |
| #address-cells = <0x1>; | |
| #size-cells = <0x0>; | |
| cpu-map { | |
| cluster0 { | |
| core0 { | |
| cpu = <0x2>; | |
| }; | |
| core1 { | |
| cpu = <0x3>; | |
| }; | |
| core2 { | |
| cpu = <0x4>; | |
| }; | |
| core3 { | |
| cpu = <0x5>; | |
| }; | |
| }; | |
| cluster1 { | |
| core0 { | |
| cpu = <0x6>; | |
| }; | |
| core1 { | |
| cpu = <0x7>; | |
| }; | |
| core2 { | |
| cpu = <0x8>; | |
| }; | |
| core3 { | |
| cpu = <0x9>; | |
| }; | |
| }; | |
| }; | |
| cpu@0 { | |
| device_type = "cpu"; | |
| compatible = "arm,cortex-a53"; | |
| reg = <0x0>; | |
| enable-method = "psci"; | |
| qcom,acc = <0xa>; | |
| qcom,limits-info = <0xb>; | |
| qcom,ea = <0xc>; | |
| efficiency = <0x400>; | |
| next-level-cache = <0xd>; | |
| linux,phandle = <0x2>; | |
| phandle = <0x2>; | |
| l2-cache { | |
| compatible = "arm,arch-cache"; | |
| cache-level = <0x2>; | |
| power-domain = <0xe>; | |
| qcom,dump-size = <0x0>; | |
| linux,phandle = <0xd>; | |
| phandle = <0xd>; | |
| }; | |
| l1-icache { | |
| compatible = "arm,arch-cache"; | |
| qcom,dump-size = <0x8800>; | |
| linux,phandle = <0x26>; | |
| phandle = <0x26>; | |
| }; | |
| l1-dcache { | |
| compatible = "arm,arch-cache"; | |
| qcom,dump-size = <0x9000>; | |
| linux,phandle = <0x2e>; | |
| phandle = <0x2e>; | |
| }; | |
| }; | |
| cpu@1 { | |
| device_type = "cpu"; | |
| compatible = "arm,cortex-a53"; | |
| enable-method = "psci"; | |
| reg = <0x1>; | |
| qcom,acc = <0xf>; | |
| qcom,limits-info = <0x10>; | |
| qcom,ea = <0x11>; | |
| efficiency = <0x400>; | |
| next-level-cache = <0xd>; | |
| linux,phandle = <0x3>; | |
| phandle = <0x3>; | |
| l1-icache { | |
| compatible = "arm,arch-cache"; | |
| qcom,dump-size = <0x8800>; | |
| linux,phandle = <0x27>; | |
| phandle = <0x27>; | |
| }; | |
| l1-dcache { | |
| compatible = "arm,arch-cache"; | |
| qcom,dump-size = <0x9000>; | |
| linux,phandle = <0x2f>; | |
| phandle = <0x2f>; | |
| }; | |
| }; | |
| cpu@2 { | |
| device_type = "cpu"; | |
| compatible = "arm,cortex-a53"; | |
| enable-method = "psci"; | |
| reg = <0x2>; | |
| qcom,acc = <0x12>; | |
| qcom,limits-info = <0x13>; | |
| qcom,ea = <0x14>; | |
| efficiency = <0x400>; | |
| next-level-cache = <0xd>; | |
| linux,phandle = <0x4>; | |
| phandle = <0x4>; | |
| l1-icache { | |
| compatible = "arm,arch-cache"; | |
| qcom,dump-size = <0x8800>; | |
| linux,phandle = <0x28>; | |
| phandle = <0x28>; | |
| }; | |
| l1-dcache { | |
| compatible = "arm,arch-cache"; | |
| qcom,dump-size = <0x9000>; | |
| linux,phandle = <0x30>; | |
| phandle = <0x30>; | |
| }; | |
| }; | |
| cpu@3 { | |
| device_type = "cpu"; | |
| compatible = "arm,cortex-a53"; | |
| enable-method = "psci"; | |
| reg = <0x3>; | |
| qcom,acc = <0x15>; | |
| qcom,limits-info = <0x16>; | |
| qcom,ea = <0x17>; | |
| efficiency = <0x400>; | |
| next-level-cache = <0xd>; | |
| linux,phandle = <0x5>; | |
| phandle = <0x5>; | |
| l1-icache { | |
| compatible = "arm,arch-cache"; | |
| qcom,dump-size = <0x8800>; | |
| linux,phandle = <0x29>; | |
| phandle = <0x29>; | |
| }; | |
| l1-dcache { | |
| compatible = "arm,arch-cache"; | |
| qcom,dump-size = <0x9000>; | |
| linux,phandle = <0x31>; | |
| phandle = <0x31>; | |
| }; | |
| }; | |
| cpu@100 { | |
| device_type = "cpu"; | |
| compatible = "arm,cortex-a53"; | |
| enable-method = "psci"; | |
| reg = <0x100>; | |
| qcom,acc = <0x18>; | |
| qcom,limits-info = <0x19>; | |
| qcom,ea = <0x1a>; | |
| efficiency = <0x466>; | |
| next-level-cache = <0x1b>; | |
| linux,phandle = <0x6>; | |
| phandle = <0x6>; | |
| l2-cache { | |
| compatible = "arm,arch-cache"; | |
| cache-level = <0x2>; | |
| power-domain = <0x1c>; | |
| qcom,dump-size = <0x0>; | |
| linux,phandle = <0x1b>; | |
| phandle = <0x1b>; | |
| }; | |
| l1-icache { | |
| compatible = "arm,arch-cache"; | |
| qcom,dump-size = <0x8800>; | |
| linux,phandle = <0x2a>; | |
| phandle = <0x2a>; | |
| }; | |
| l1-dcache { | |
| compatible = "arm,arch-cache"; | |
| qcom,dump-size = <0x9000>; | |
| linux,phandle = <0x32>; | |
| phandle = <0x32>; | |
| }; | |
| }; | |
| cpu@101 { | |
| device_type = "cpu"; | |
| compatible = "arm,cortex-a53"; | |
| enable-method = "psci"; | |
| reg = <0x101>; | |
| qcom,acc = <0x1d>; | |
| qcom,limits-info = <0x1e>; | |
| qcom,ea = <0x1f>; | |
| efficiency = <0x466>; | |
| next-level-cache = <0x1b>; | |
| linux,phandle = <0x7>; | |
| phandle = <0x7>; | |
| l1-icache { | |
| compatible = "arm,arch-cache"; | |
| qcom,dump-size = <0x8800>; | |
| linux,phandle = <0x2b>; | |
| phandle = <0x2b>; | |
| }; | |
| l1-dcache { | |
| compatible = "arm,arch-cache"; | |
| qcom,dump-size = <0x9000>; | |
| linux,phandle = <0x33>; | |
| phandle = <0x33>; | |
| }; | |
| }; | |
| cpu@102 { | |
| device_type = "cpu"; | |
| compatible = "arm,cortex-a53"; | |
| enable-method = "psci"; | |
| reg = <0x102>; | |
| qcom,acc = <0x20>; | |
| qcom,limits-info = <0x21>; | |
| qcom,ea = <0x22>; | |
| efficiency = <0x466>; | |
| next-level-cache = <0x1b>; | |
| linux,phandle = <0x8>; | |
| phandle = <0x8>; | |
| l1-icache { | |
| compatible = "arm,arch-cache"; | |
| qcom,dump-size = <0x8800>; | |
| linux,phandle = <0x2c>; | |
| phandle = <0x2c>; | |
| }; | |
| l1-dcache { | |
| compatible = "arm,arch-cache"; | |
| qcom,dump-size = <0x9000>; | |
| linux,phandle = <0x34>; | |
| phandle = <0x34>; | |
| }; | |
| }; | |
| cpu@103 { | |
| device_type = "cpu"; | |
| compatible = "arm,cortex-a53"; | |
| enable-method = "psci"; | |
| reg = <0x103>; | |
| qcom,acc = <0x23>; | |
| qcom,limits-info = <0x24>; | |
| qcom,ea = <0x25>; | |
| efficiency = <0x466>; | |
| next-level-cache = <0x1b>; | |
| linux,phandle = <0x9>; | |
| phandle = <0x9>; | |
| l1-icache { | |
| compatible = "arm,arch-cache"; | |
| qcom,dump-size = <0x8800>; | |
| linux,phandle = <0x2d>; | |
| phandle = <0x2d>; | |
| }; | |
| l1-dcache { | |
| compatible = "arm,arch-cache"; | |
| qcom,dump-size = <0x9000>; | |
| linux,phandle = <0x35>; | |
| phandle = <0x35>; | |
| }; | |
| }; | |
| }; | |
| soc { | |
| #address-cells = <0x1>; | |
| #size-cells = <0x1>; | |
| ranges = <0x0 0x0 0x0 0xffffffff>; | |
| compatible = "simple-bus"; | |
| pinctrl@1000000 { | |
| compatible = "qcom,msm8953-pinctrl"; | |
| reg = <0x1000000 0x300000>; | |
| interrupts = <0x0 0xd0 0x0>; | |
| gpio-controller; | |
| #gpio-cells = <0x2>; | |
| interrupt-controller; | |
| #interrupt-cells = <0x2>; | |
| linux,phandle = <0xbe>; | |
| phandle = <0xbe>; | |
| pmx-uartconsole { | |
| uart_console_active { | |
| linux,phandle = <0xca>; | |
| phandle = <0xca>; | |
| mux { | |
| pins = "gpio4", "gpio5"; | |
| function = "blsp_uart2"; | |
| }; | |
| config { | |
| pins = "gpio4", "gpio5"; | |
| drive-strength = <0x2>; | |
| bias-disable; | |
| }; | |
| }; | |
| uart_console_sleep { | |
| mux { | |
| pins = "gpio4", "gpio5"; | |
| function = "blsp_uart2"; | |
| }; | |
| config { | |
| pins = "gpio4", "gpio5"; | |
| drive-strength = <0x2>; | |
| bias-pull-down; | |
| }; | |
| }; | |
| }; | |
| cci { | |
| cci0_active { | |
| linux,phandle = <0x18c>; | |
| phandle = <0x18c>; | |
| mux { | |
| pins = "gpio29", "gpio30"; | |
| function = "cci_i2c"; | |
| }; | |
| config { | |
| pins = "gpio29", "gpio30"; | |
| drive-strength = <0x2>; | |
| bias-disable; | |
| }; | |
| }; | |
| cci0_suspend { | |
| linux,phandle = <0x18e>; | |
| phandle = <0x18e>; | |
| mux { | |
| pins = "gpio29", "gpio30"; | |
| function = "cci_i2c"; | |
| }; | |
| config { | |
| pins = "gpio29", "gpio30"; | |
| drive-strength = <0x2>; | |
| bias-disable; | |
| }; | |
| }; | |
| cci1_active { | |
| linux,phandle = <0x18d>; | |
| phandle = <0x18d>; | |
| mux { | |
| pins = "gpio31", "gpio32"; | |
| function = "cci_i2c"; | |
| }; | |
| config { | |
| pins = "gpio31", "gpio32"; | |
| drive-strength = <0x2>; | |
| bias-disable; | |
| }; | |
| }; | |
| cci1_suspend { | |
| linux,phandle = <0x18f>; | |
| phandle = <0x18f>; | |
| mux { | |
| pins = "gpio31", "gpio32"; | |
| function = "cci_i2c"; | |
| }; | |
| config { | |
| pins = "gpio31", "gpio32"; | |
| drive-strength = <0x2>; | |
| bias-disable; | |
| }; | |
| }; | |
| }; | |
| cam_sensor_mclk0_default { | |
| linux,phandle = <0x198>; | |
| phandle = <0x198>; | |
| mux { | |
| pins = "gpio26"; | |
| function = "cam_mclk"; | |
| }; | |
| config { | |
| pins = "gpio26"; | |
| bias-disable; | |
| drive-strength = <0x2>; | |
| }; | |
| }; | |
| cam_sensor_mclk0_sleep { | |
| linux,phandle = <0x19b>; | |
| phandle = <0x19b>; | |
| mux { | |
| pins = "gpio26"; | |
| function = "cam_mclk"; | |
| }; | |
| config { | |
| pins = "gpio26"; | |
| bias-pull-down; | |
| drive-strength = <0x2>; | |
| }; | |
| }; | |
| cam_sensor_rear_default { | |
| linux,phandle = <0x199>; | |
| phandle = <0x199>; | |
| mux { | |
| pins = "gpio33", "gpio39"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio33", "gpio39"; | |
| bias-disable; | |
| drive-strength = <0x2>; | |
| }; | |
| }; | |
| cam_sensor_rear_sleep { | |
| linux,phandle = <0x19c>; | |
| phandle = <0x19c>; | |
| mux { | |
| pins = "gpio33", "gpio39"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio33", "gpio39"; | |
| bias-disable; | |
| drive-strength = <0x2>; | |
| }; | |
| }; | |
| cam_sensor_rear_vdig { | |
| linux,phandle = <0x19a>; | |
| phandle = <0x19a>; | |
| mux { | |
| pins = "gpio62"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio62"; | |
| bias-disable; | |
| drive-strength = <0x2>; | |
| }; | |
| }; | |
| cam_sensor_rear_vdig_sleep { | |
| linux,phandle = <0x19d>; | |
| phandle = <0x19d>; | |
| mux { | |
| pins = "gpio62"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio62"; | |
| bias-disable; | |
| drive-strength = <0x2>; | |
| }; | |
| }; | |
| cam_sensor_mclk1_default { | |
| linux,phandle = <0x193>; | |
| phandle = <0x193>; | |
| mux { | |
| pins = "gpio27"; | |
| function = "cam_mclk"; | |
| }; | |
| config { | |
| pins = "gpio27"; | |
| bias-disable; | |
| drive-strength = <0x2>; | |
| }; | |
| }; | |
| cam_sensor_mclk1_sleep { | |
| linux,phandle = <0x195>; | |
| phandle = <0x195>; | |
| mux { | |
| pins = "gpio27"; | |
| function = "cam_mclk"; | |
| }; | |
| config { | |
| pins = "gpio27"; | |
| bias-pull-down; | |
| drive-strength = <0x2>; | |
| }; | |
| }; | |
| cam_sensor_front_default { | |
| linux,phandle = <0x19f>; | |
| phandle = <0x19f>; | |
| mux { | |
| pins = "gpio41", "gpio132"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio41", "gpio132"; | |
| bias-disable; | |
| drive-strength = <0x2>; | |
| }; | |
| }; | |
| cam_sensor_front_sleep { | |
| linux,phandle = <0x1a1>; | |
| phandle = <0x1a1>; | |
| mux { | |
| pins = "gpio41", "gpio132"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio41", "gpio132"; | |
| bias-disable; | |
| drive-strength = <0x2>; | |
| }; | |
| }; | |
| cam_sensor_mclk2_default { | |
| linux,phandle = <0x19e>; | |
| phandle = <0x19e>; | |
| mux { | |
| pins = "gpio28"; | |
| function = "cam_mclk"; | |
| }; | |
| config { | |
| pins = "gpio28"; | |
| bias-disable; | |
| drive-strength = <0x2>; | |
| }; | |
| }; | |
| cam_sensor_mclk2_sleep { | |
| linux,phandle = <0x1a0>; | |
| phandle = <0x1a0>; | |
| mux { | |
| pins = "gpio28"; | |
| function = "cam_mclk"; | |
| }; | |
| config { | |
| pins = "gpio28"; | |
| bias-pull-down; | |
| drive-strength = <0x2>; | |
| }; | |
| }; | |
| cam_sensor_front1_default { | |
| linux,phandle = <0x194>; | |
| phandle = <0x194>; | |
| mux { | |
| pins = "gpio129"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio129"; | |
| bias-disable; | |
| drive-strength = <0x2>; | |
| }; | |
| }; | |
| cam_sensor_front1_sleep { | |
| linux,phandle = <0x196>; | |
| phandle = <0x196>; | |
| mux { | |
| pins = "gpio129"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio129"; | |
| bias-disable; | |
| drive-strength = <0x2>; | |
| }; | |
| }; | |
| pmx_adv7533_int { | |
| adv7533_int_active { | |
| linux,phandle = <0xdd>; | |
| phandle = <0xdd>; | |
| mux { | |
| pins = "gpio90"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio90"; | |
| drive-strength = <0x10>; | |
| bias-disable; | |
| }; | |
| }; | |
| adv7533_int_suspend { | |
| linux,phandle = <0xde>; | |
| phandle = <0xde>; | |
| mux { | |
| pins = "gpio90"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio90"; | |
| drive-strength = <0x10>; | |
| bias-disable; | |
| }; | |
| }; | |
| }; | |
| pmx_mdss { | |
| mdss_dsi_active { | |
| linux,phandle = <0x1b5>; | |
| phandle = <0x1b5>; | |
| mux { | |
| pins = "gpio61"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio61"; | |
| drive-strength = <0x8>; | |
| bias-disable = <0x0>; | |
| output-high; | |
| }; | |
| }; | |
| mdss_dsi_suspend { | |
| linux,phandle = <0x1b7>; | |
| phandle = <0x1b7>; | |
| mux { | |
| pins = "gpio61"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio61"; | |
| drive-strength = <0x2>; | |
| bias-pull-down; | |
| }; | |
| }; | |
| }; | |
| pmx_mdss_te { | |
| mdss_te_active { | |
| linux,phandle = <0x1b6>; | |
| phandle = <0x1b6>; | |
| mux { | |
| pins = "gpio24"; | |
| function = "mdp_vsync"; | |
| }; | |
| config { | |
| pins = "gpio24"; | |
| drive-strength = <0x2>; | |
| bias-pull-down; | |
| }; | |
| }; | |
| mdss_te_suspend { | |
| linux,phandle = <0x1b8>; | |
| phandle = <0x1b8>; | |
| mux { | |
| pins = "gpio24"; | |
| function = "mdp_vsync"; | |
| }; | |
| config { | |
| pins = "gpio24"; | |
| drive-strength = <0x2>; | |
| bias-pull-down; | |
| }; | |
| }; | |
| }; | |
| default { | |
| linux,phandle = <0xcd>; | |
| phandle = <0xcd>; | |
| mux { | |
| pins = "gpio12", "gpio13", "gpio14", "gpio15"; | |
| function = "blsp_uart4"; | |
| }; | |
| config { | |
| pins = "gpio12", "gpio13", "gpio14", "gpio15"; | |
| drive-strength = <0x10>; | |
| bias-disable; | |
| }; | |
| }; | |
| sleep { | |
| linux,phandle = <0xcc>; | |
| phandle = <0xcc>; | |
| mux { | |
| pins = "gpio12", "gpio13", "gpio14", "gpio15"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio12", "gpio13", "gpio14", "gpio15"; | |
| drive-strength = <0x2>; | |
| bias-disable; | |
| }; | |
| }; | |
| blsp2_uart0_active { | |
| linux,phandle = <0xd0>; | |
| phandle = <0xd0>; | |
| mux { | |
| pins = "gpio16", "gpio17", "gpio18", "gpio19"; | |
| function = "blsp_uart5"; | |
| }; | |
| config { | |
| pins = "gpio16", "gpio17", "gpio18", "gpio19"; | |
| drive-strength = <0x10>; | |
| bias-disable; | |
| }; | |
| }; | |
| blsp2_uart0_sleep { | |
| linux,phandle = <0xcf>; | |
| phandle = <0xcf>; | |
| mux { | |
| pins = "gpio16", "gpio17", "gpio18", "gpio19"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio16", "gpio17", "gpio18", "gpio19"; | |
| drive-strength = <0x2>; | |
| bias-disable; | |
| }; | |
| }; | |
| sdc1_clk_on { | |
| linux,phandle = <0x111>; | |
| phandle = <0x111>; | |
| config { | |
| pins = "sdc1_clk"; | |
| bias-disable; | |
| drive-strength = <0x10>; | |
| }; | |
| }; | |
| sdc1_clk_off { | |
| linux,phandle = <0x115>; | |
| phandle = <0x115>; | |
| config { | |
| pins = "sdc1_clk"; | |
| bias-disable; | |
| drive-strength = <0x2>; | |
| }; | |
| }; | |
| sdc1_cmd_on { | |
| linux,phandle = <0x112>; | |
| phandle = <0x112>; | |
| config { | |
| pins = "sdc1_cmd"; | |
| bias-pull-up; | |
| drive-strength = <0xa>; | |
| }; | |
| }; | |
| sdc1_cmd_off { | |
| linux,phandle = <0x116>; | |
| phandle = <0x116>; | |
| config { | |
| pins = "sdc1_cmd"; | |
| num-grp-pins = <0x1>; | |
| bias-pull-up; | |
| drive-strength = <0x2>; | |
| }; | |
| }; | |
| sdc1_data_on { | |
| linux,phandle = <0x113>; | |
| phandle = <0x113>; | |
| config { | |
| pins = "sdc1_data"; | |
| bias-pull-up; | |
| drive-strength = <0xa>; | |
| }; | |
| }; | |
| sdc1_data_off { | |
| linux,phandle = <0x117>; | |
| phandle = <0x117>; | |
| config { | |
| pins = "sdc1_data"; | |
| bias-pull-up; | |
| drive-strength = <0x2>; | |
| }; | |
| }; | |
| sdc1_rclk_on { | |
| linux,phandle = <0x114>; | |
| phandle = <0x114>; | |
| config { | |
| pins = "sdc1_rclk"; | |
| bias-pull-down; | |
| }; | |
| }; | |
| sdc1_rclk_off { | |
| linux,phandle = <0x118>; | |
| phandle = <0x118>; | |
| config { | |
| pins = "sdc1_rclk"; | |
| bias-pull-down; | |
| }; | |
| }; | |
| sdc2_clk_on { | |
| linux,phandle = <0x119>; | |
| phandle = <0x119>; | |
| config { | |
| pins = "sdc2_clk"; | |
| drive-strength = <0x10>; | |
| bias-disable; | |
| }; | |
| }; | |
| sdc2_clk_off { | |
| linux,phandle = <0x11d>; | |
| phandle = <0x11d>; | |
| config { | |
| pins = "sdc2_clk"; | |
| bias-disable; | |
| drive-strength = <0x2>; | |
| }; | |
| }; | |
| sdc2_cmd_on { | |
| linux,phandle = <0x11a>; | |
| phandle = <0x11a>; | |
| config { | |
| pins = "sdc2_cmd"; | |
| bias-pull-up; | |
| drive-strength = <0xc>; | |
| }; | |
| }; | |
| sdc2_cmd_off { | |
| linux,phandle = <0x11e>; | |
| phandle = <0x11e>; | |
| config { | |
| pins = "sdc2_cmd"; | |
| bias-pull-up; | |
| drive-strength = <0x2>; | |
| }; | |
| }; | |
| sdc2_data_on { | |
| linux,phandle = <0x11b>; | |
| phandle = <0x11b>; | |
| config { | |
| pins = "sdc2_data"; | |
| bias-pull-up; | |
| drive-strength = <0xc>; | |
| }; | |
| }; | |
| sdc2_data_off { | |
| linux,phandle = <0x11f>; | |
| phandle = <0x11f>; | |
| config { | |
| pins = "sdc2_data"; | |
| bias-pull-up; | |
| drive-strength = <0x2>; | |
| }; | |
| }; | |
| cd_on { | |
| linux,phandle = <0x11c>; | |
| phandle = <0x11c>; | |
| mux { | |
| pins = "gpio133"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio133"; | |
| drive-strength = <0x2>; | |
| bias-pull-up; | |
| }; | |
| }; | |
| cd_off { | |
| linux,phandle = <0x120>; | |
| phandle = <0x120>; | |
| mux { | |
| pins = "gpio133"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio133"; | |
| drive-strength = <0x2>; | |
| bias-disable; | |
| }; | |
| }; | |
| i2c_2 { | |
| i2c_2_active { | |
| linux,phandle = <0xda>; | |
| phandle = <0xda>; | |
| mux { | |
| pins = "gpio6", "gpio7"; | |
| function = "blsp_i2c2"; | |
| }; | |
| config { | |
| pins = "gpio6", "gpio7"; | |
| drive-strength = <0x2>; | |
| bias-disable; | |
| }; | |
| }; | |
| i2c_2_sleep { | |
| linux,phandle = <0xdb>; | |
| phandle = <0xdb>; | |
| mux { | |
| pins = "gpio6", "gpio7"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio6", "gpio7"; | |
| drive-strength = <0x2>; | |
| bias-disable; | |
| }; | |
| }; | |
| }; | |
| i2c_3 { | |
| i2c_3_active { | |
| linux,phandle = <0xe8>; | |
| phandle = <0xe8>; | |
| mux { | |
| pins = "gpio10", "gpio11"; | |
| function = "blsp_i2c3"; | |
| }; | |
| config { | |
| pins = "gpio10", "gpio11"; | |
| drive-strength = <0x2>; | |
| bias-disable; | |
| }; | |
| }; | |
| i2c_3_sleep { | |
| linux,phandle = <0xe9>; | |
| phandle = <0xe9>; | |
| mux { | |
| pins = "gpio10", "gpio11"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio10", "gpio11"; | |
| drive-strength = <0x2>; | |
| bias-disable; | |
| }; | |
| }; | |
| }; | |
| i2c_5 { | |
| i2c_5_active { | |
| linux,phandle = <0xf2>; | |
| phandle = <0xf2>; | |
| mux { | |
| pins = "gpio18", "gpio19"; | |
| function = "blsp_i2c5"; | |
| }; | |
| config { | |
| pins = "gpio18", "gpio19"; | |
| drive-strength = <0x2>; | |
| bias-disable; | |
| }; | |
| }; | |
| i2c_5_sleep { | |
| linux,phandle = <0xf3>; | |
| phandle = <0xf3>; | |
| mux { | |
| pins = "gpio18", "gpio19"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio18", "gpio19"; | |
| drive-strength = <0x2>; | |
| bias-disable; | |
| }; | |
| }; | |
| }; | |
| pmx_rd_nfc_int { | |
| pins = "gpio17"; | |
| qcom,pin-func = <0x0>; | |
| qcom,num-grp-pins = <0x1>; | |
| label = "pmx_nfc_int"; | |
| active { | |
| drive-strength = <0x6>; | |
| bias-pull-up; | |
| linux,phandle = <0xf6>; | |
| phandle = <0xf6>; | |
| }; | |
| suspend { | |
| drive-strength = <0x6>; | |
| bias-pull-up; | |
| linux,phandle = <0xf8>; | |
| phandle = <0xf8>; | |
| }; | |
| }; | |
| pmx_nfc_reset { | |
| pins = "gpio16"; | |
| qcom,pin-func = <0x0>; | |
| qcom,num-grp-pins = <0x1>; | |
| label = "pmx_nfc_disable"; | |
| active { | |
| drive-strength = <0x6>; | |
| bias-pull-up; | |
| linux,phandle = <0xf7>; | |
| phandle = <0xf7>; | |
| }; | |
| suspend { | |
| drive-strength = <0x6>; | |
| bias-disable; | |
| linux,phandle = <0xf9>; | |
| phandle = <0xf9>; | |
| }; | |
| }; | |
| goodix_spi_active { | |
| linux,phandle = <0x1c2>; | |
| phandle = <0x1c2>; | |
| mux { | |
| pins = "gpio16", "gpio17", "gpio18", "gpio19"; | |
| function = "blsp_spi5"; | |
| }; | |
| config { | |
| pins = "gpio16", "gpio17", "gpio18", "gpio19"; | |
| drive-strength = <0x2>; | |
| bias-disable = <0x0>; | |
| }; | |
| }; | |
| goodix_reset_reset { | |
| linux,phandle = <0x1c3>; | |
| phandle = <0x1c3>; | |
| mux { | |
| pins = "gpio140"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio140"; | |
| drive-strength = <0x2>; | |
| bias-disable = <0x0>; | |
| output-low; | |
| }; | |
| }; | |
| goodix_reset_active { | |
| linux,phandle = <0x1c4>; | |
| phandle = <0x1c4>; | |
| mux { | |
| pins = "gpio140"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio140"; | |
| drive-strength = <0x2>; | |
| bias-disable = <0x0>; | |
| output-high; | |
| }; | |
| }; | |
| goodix_irq_active { | |
| linux,phandle = <0x1c5>; | |
| phandle = <0x1c5>; | |
| mux { | |
| pins = "gpio48"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio48"; | |
| drive-strength = <0x2>; | |
| bias-disable = <0x0>; | |
| input-enable; | |
| }; | |
| }; | |
| fpc_spi_active { | |
| linux,phandle = <0x1c6>; | |
| phandle = <0x1c6>; | |
| mux { | |
| pins = "gpio16", "gpio17", "gpio18", "gpio19"; | |
| function = "blsp_spi7"; | |
| }; | |
| config { | |
| pins = "gpio16", "gpio17", "gpio18", "gpio19"; | |
| drive-strength = <0x2>; | |
| bias-disable; | |
| }; | |
| }; | |
| fpc_reset_reset { | |
| linux,phandle = <0x1c7>; | |
| phandle = <0x1c7>; | |
| mux { | |
| pins = "gpio140"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio140"; | |
| drive-strength = <0x2>; | |
| bias-disable; | |
| output-low; | |
| }; | |
| }; | |
| fpc_reset_active { | |
| linux,phandle = <0x1c8>; | |
| phandle = <0x1c8>; | |
| mux { | |
| pins = "gpio140"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio140"; | |
| drive-strength = <0x2>; | |
| bias-disable; | |
| output-high; | |
| }; | |
| }; | |
| fpc_irq_active { | |
| linux,phandle = <0x1c9>; | |
| phandle = <0x1c9>; | |
| mux { | |
| pins = "gpio48"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio48"; | |
| drive-strength = <0x2>; | |
| bias-disable; | |
| input-enable; | |
| }; | |
| }; | |
| wcnss_pmux_5wire { | |
| wcnss_default { | |
| linux,phandle = <0x109>; | |
| phandle = <0x109>; | |
| wcss_wlan2 { | |
| pins = "gpio76"; | |
| function = "wcss_wlan2"; | |
| }; | |
| wcss_wlan1 { | |
| pins = "gpio77"; | |
| function = "wcss_wlan1"; | |
| }; | |
| wcss_wlan0 { | |
| pins = "gpio78"; | |
| function = "wcss_wlan0"; | |
| }; | |
| wcss_wlan { | |
| pins = "gpio79", "gpio80"; | |
| function = "wcss_wlan"; | |
| }; | |
| config { | |
| pins = "gpio76", "gpio77", "gpio78", "gpio79", "gpio80"; | |
| drive-strength = <0x6>; | |
| bias-pull-up; | |
| }; | |
| }; | |
| wcnss_sleep { | |
| linux,phandle = <0x10a>; | |
| phandle = <0x10a>; | |
| wcss_wlan2 { | |
| pins = "gpio76"; | |
| function = "wcss_wlan2"; | |
| }; | |
| wcss_wlan1 { | |
| pins = "gpio77"; | |
| function = "wcss_wlan1"; | |
| }; | |
| wcss_wlan0 { | |
| pins = "gpio78"; | |
| function = "wcss_wlan0"; | |
| }; | |
| wcss_wlan { | |
| pins = "gpio79", "gpio80"; | |
| function = "wcss_wlan"; | |
| }; | |
| config { | |
| pins = "gpio76", "gpio77", "gpio78", "gpio79", "gpio80"; | |
| drive-strength = <0x2>; | |
| bias-pull-down; | |
| }; | |
| }; | |
| }; | |
| wcnss_pmux_gpio { | |
| wcnss_gpio_default { | |
| linux,phandle = <0x10b>; | |
| phandle = <0x10b>; | |
| mux { | |
| pins = "gpio76", "gpio77", "gpio78", "gpio79", "gpio80"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio76", "gpio77", "gpio78", "gpio79", "gpio80"; | |
| drive-strength = <0x6>; | |
| bias-pull-up; | |
| }; | |
| }; | |
| }; | |
| wcd9xxx_intr { | |
| wcd_intr_default { | |
| linux,phandle = <0x180>; | |
| phandle = <0x180>; | |
| mux { | |
| pins = "gpio73"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio73"; | |
| drive-strength = <0x2>; | |
| bias-pull-down; | |
| input-enable; | |
| }; | |
| }; | |
| }; | |
| cdc_reset_ctrl { | |
| cdc_reset_sleep { | |
| linux,phandle = <0x182>; | |
| phandle = <0x182>; | |
| mux { | |
| pins = "gpio67"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio67"; | |
| drive-strength = <0x10>; | |
| bias-disable; | |
| output-low; | |
| }; | |
| }; | |
| cdc_reset_active { | |
| linux,phandle = <0x181>; | |
| phandle = <0x181>; | |
| mux { | |
| pins = "gpio67"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio67"; | |
| drive-strength = <0x10>; | |
| bias-pull-down; | |
| output-high; | |
| }; | |
| }; | |
| }; | |
| cdc_mclk2_pin { | |
| cdc_mclk2_sleep { | |
| linux,phandle = <0x183>; | |
| phandle = <0x183>; | |
| mux { | |
| pins = "gpio66"; | |
| function = "pri_mi2s"; | |
| }; | |
| config { | |
| pins = "gpio66"; | |
| drive-strength = <0x2>; | |
| bias-pull-down; | |
| }; | |
| }; | |
| cdc_mclk2_active { | |
| linux,phandle = <0x184>; | |
| phandle = <0x184>; | |
| mux { | |
| pins = "gpio66"; | |
| function = "pri_mi2s"; | |
| }; | |
| config { | |
| pins = "gpio66"; | |
| drive-strength = <0x8>; | |
| bias-disable; | |
| }; | |
| }; | |
| }; | |
| cdc-pdm-2-lines { | |
| pdm_lines_2_on { | |
| linux,phandle = <0x148>; | |
| phandle = <0x148>; | |
| mux { | |
| pins = "gpio70", "gpio71", "gpio72"; | |
| function = "cdc_pdm0"; | |
| }; | |
| config { | |
| pins = "gpio70", "gpio71", "gpio72"; | |
| drive-strength = <0x8>; | |
| }; | |
| }; | |
| pdm_lines_2_off { | |
| linux,phandle = <0x142>; | |
| phandle = <0x142>; | |
| mux { | |
| pins = "gpio70", "gpio71", "gpio72"; | |
| function = "cdc_pdm0"; | |
| }; | |
| config { | |
| pins = "gpio70", "gpio71", "gpio72"; | |
| drive-strength = <0x2>; | |
| bias-disable; | |
| }; | |
| }; | |
| }; | |
| cdc-pdm-lines { | |
| pdm_lines_on { | |
| linux,phandle = <0x147>; | |
| phandle = <0x147>; | |
| mux { | |
| pins = "gpio69", "gpio73", "gpio74"; | |
| function = "cdc_pdm0"; | |
| }; | |
| config { | |
| pins = "gpio69", "gpio73", "gpio74"; | |
| drive-strength = <0x8>; | |
| }; | |
| }; | |
| pdm_lines_off { | |
| linux,phandle = <0x140>; | |
| phandle = <0x140>; | |
| mux { | |
| pins = "gpio69", "gpio73", "gpio74"; | |
| function = "cdc_pdm0"; | |
| }; | |
| config { | |
| pins = "gpio69", "gpio73", "gpio74"; | |
| drive-strength = <0x2>; | |
| bias-disable; | |
| }; | |
| }; | |
| }; | |
| cdc-pdm-comp-lines { | |
| pdm_comp_lines_on { | |
| linux,phandle = <0x173>; | |
| phandle = <0x173>; | |
| mux { | |
| pins = "gpio67", "gpio68"; | |
| function = "cdc_pdm0"; | |
| }; | |
| config { | |
| pins = "gpio67", "gpio68"; | |
| drive-strength = <0x8>; | |
| }; | |
| }; | |
| pdm_comp_lines_off { | |
| linux,phandle = <0x141>; | |
| phandle = <0x141>; | |
| mux { | |
| pins = "gpio67", "gpio68"; | |
| function = "cdc_pdm0"; | |
| }; | |
| config { | |
| pins = "gpio67", "gpio68"; | |
| drive-strength = <0x2>; | |
| bias-disable; | |
| }; | |
| }; | |
| }; | |
| cdc_ext_pa_gpio_ctrl { | |
| ext_pa_power_off { | |
| linux,phandle = <0x146>; | |
| phandle = <0x146>; | |
| mux { | |
| pins = "gpio141"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio141"; | |
| drive-strength = <0x10>; | |
| bias-disable; | |
| output-low; | |
| }; | |
| }; | |
| ext_pa_power_on { | |
| linux,phandle = <0x149>; | |
| phandle = <0x149>; | |
| mux { | |
| pins = "gpio141"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio141"; | |
| drive-strength = <0x10>; | |
| bias-pull-down; | |
| output-high; | |
| }; | |
| }; | |
| }; | |
| cross-conn-det { | |
| lines_on { | |
| linux,phandle = <0x177>; | |
| phandle = <0x177>; | |
| mux { | |
| pins = "gpio63"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio63"; | |
| drive-strength = <0x8>; | |
| output-low; | |
| bias-pull-down; | |
| }; | |
| }; | |
| lines_off { | |
| linux,phandle = <0x143>; | |
| phandle = <0x143>; | |
| mux { | |
| pins = "gpio63"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio63"; | |
| drive-strength = <0x2>; | |
| bias-pull-down; | |
| }; | |
| }; | |
| }; | |
| wsa-vi { | |
| wsa_vi_on { | |
| linux,phandle = <0xe5>; | |
| phandle = <0xe5>; | |
| mux { | |
| pins = "gpio94", "gpio95"; | |
| function = "wsa_io"; | |
| }; | |
| config { | |
| pins = "gpio94", "gpio95"; | |
| drive-strength = <0x8>; | |
| bias-disable; | |
| }; | |
| }; | |
| wsa_vi_off { | |
| linux,phandle = <0xe2>; | |
| phandle = <0xe2>; | |
| mux { | |
| pins = "gpio94", "gpio95"; | |
| function = "wsa_io"; | |
| }; | |
| config { | |
| pins = "gpio94", "gpio95"; | |
| drive-strength = <0x2>; | |
| bias-pull-down; | |
| }; | |
| }; | |
| }; | |
| wsa_reset { | |
| wsa_reset_on { | |
| linux,phandle = <0xe4>; | |
| phandle = <0xe4>; | |
| mux { | |
| pins = "gpio96"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio96"; | |
| drive-strength = <0x2>; | |
| output-high; | |
| }; | |
| }; | |
| wsa_reset_off { | |
| linux,phandle = <0xe1>; | |
| phandle = <0xe1>; | |
| mux { | |
| pins = "gpio96"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio96"; | |
| drive-strength = <0x2>; | |
| output-low; | |
| }; | |
| }; | |
| }; | |
| wsa_clk { | |
| wsa_clk_on { | |
| linux,phandle = <0xe3>; | |
| phandle = <0xe3>; | |
| mux { | |
| pins = "gpio25"; | |
| function = "pri_mi2s_mclk_a"; | |
| }; | |
| config { | |
| pins = "gpio25"; | |
| drive-strength = <0x8>; | |
| output-high; | |
| }; | |
| }; | |
| wsa_clk_off { | |
| linux,phandle = <0xe0>; | |
| phandle = <0xe0>; | |
| mux { | |
| pins = "gpio25"; | |
| function = "pri_mi2s_mclk_a"; | |
| }; | |
| config { | |
| pins = "gpio25"; | |
| drive-strength = <0x2>; | |
| output-low; | |
| bias-pull-down; | |
| }; | |
| }; | |
| }; | |
| pri-tlmm-lines { | |
| pri_tlmm_lines_act { | |
| linux,phandle = <0x14a>; | |
| phandle = <0x14a>; | |
| mux { | |
| pins = "gpio88", "gpio91", "gpio93"; | |
| function = "pri_mi2s"; | |
| }; | |
| config { | |
| pins = "gpio88", "gpio91", "gpio93"; | |
| drive-strength = <0x8>; | |
| }; | |
| }; | |
| pri_tlmm_lines_sus { | |
| linux,phandle = <0x144>; | |
| phandle = <0x144>; | |
| mux { | |
| pins = "gpio88", "gpio91", "gpio93"; | |
| function = "pri_mi2s"; | |
| }; | |
| config { | |
| pins = "gpio88", "gpio91", "gpio93"; | |
| drive-strength = <0x2>; | |
| bias-pull-down; | |
| }; | |
| }; | |
| }; | |
| pri-tlmm-ws-lines { | |
| pri_tlmm_ws_act { | |
| linux,phandle = <0x14b>; | |
| phandle = <0x14b>; | |
| mux { | |
| pins = "gpio92"; | |
| function = "pri_mi2s_ws"; | |
| }; | |
| config { | |
| pins = "gpio92"; | |
| drive-strength = <0x8>; | |
| }; | |
| }; | |
| pri_tlmm_ws_sus { | |
| linux,phandle = <0x145>; | |
| phandle = <0x145>; | |
| mux { | |
| pins = "gpio92"; | |
| function = "pri_mi2s_ws"; | |
| }; | |
| config { | |
| pins = "gpio92"; | |
| drive-strength = <0x2>; | |
| bias-pull-down; | |
| }; | |
| }; | |
| }; | |
| spi6 { | |
| spi6_default { | |
| linux,phandle = <0xd5>; | |
| phandle = <0xd5>; | |
| mux { | |
| pins = "gpio20", "gpio21", "gpio23"; | |
| function = "blsp_spi6"; | |
| }; | |
| config { | |
| pins = "gpio20", "gpio21", "gpio23"; | |
| drive-strength = <0xc>; | |
| bias-disable = <0x0>; | |
| }; | |
| }; | |
| spi6_sleep { | |
| linux,phandle = <0xd7>; | |
| phandle = <0xd7>; | |
| mux { | |
| pins = "gpio20", "gpio21", "gpio23"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio20", "gpio21", "gpio23"; | |
| drive-strength = <0x2>; | |
| bias-pull-down; | |
| }; | |
| }; | |
| cs0_active { | |
| linux,phandle = <0xd6>; | |
| phandle = <0xd6>; | |
| mux { | |
| pins = "gpio22"; | |
| function = "blsp_spi6"; | |
| }; | |
| config { | |
| pins = "gpio22"; | |
| drive-strength = <0x2>; | |
| bias-disable = <0x0>; | |
| }; | |
| }; | |
| cs0_sleep { | |
| linux,phandle = <0xd8>; | |
| phandle = <0xd8>; | |
| mux { | |
| pins = "gpio22"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio22"; | |
| drive-strength = <0x2>; | |
| bias-disable = <0x0>; | |
| }; | |
| }; | |
| }; | |
| spi3 { | |
| spi3_default { | |
| linux,phandle = <0xd1>; | |
| phandle = <0xd1>; | |
| mux { | |
| pins = "gpio8", "gpio9", "gpio11"; | |
| function = "blsp_spi3"; | |
| }; | |
| config { | |
| pins = "gpio8", "gpio9", "gpio11"; | |
| drive-strength = <0xc>; | |
| bias-disable = <0x0>; | |
| }; | |
| }; | |
| spi3_sleep { | |
| linux,phandle = <0xd3>; | |
| phandle = <0xd3>; | |
| mux { | |
| pins = "gpio8", "gpio9", "gpio11"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio8", "gpio9", "gpio11"; | |
| drive-strength = <0x2>; | |
| bias-pull-down; | |
| }; | |
| }; | |
| cs0_active { | |
| linux,phandle = <0xd2>; | |
| phandle = <0xd2>; | |
| mux { | |
| pins = "gpio10"; | |
| function = "blsp_spi3"; | |
| }; | |
| config { | |
| pins = "gpio10"; | |
| drive-strength = <0x2>; | |
| bias-disable = <0x0>; | |
| }; | |
| }; | |
| cs0_sleep { | |
| linux,phandle = <0xd4>; | |
| phandle = <0xd4>; | |
| mux { | |
| pins = "gpio10"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio10"; | |
| drive-strength = <0x2>; | |
| bias-disable = <0x0>; | |
| }; | |
| }; | |
| }; | |
| pmx_ts_int_active { | |
| ts_int_active { | |
| linux,phandle = <0xeb>; | |
| phandle = <0xeb>; | |
| mux { | |
| pins = "gpio65"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio65"; | |
| drive-strength = <0x8>; | |
| bias-pull-up; | |
| }; | |
| }; | |
| }; | |
| pmx_ts_int_suspend { | |
| ts_int_suspend { | |
| linux,phandle = <0xed>; | |
| phandle = <0xed>; | |
| mux { | |
| pins = "gpio65"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio65"; | |
| drive-strength = <0x2>; | |
| bias-pull-down; | |
| }; | |
| }; | |
| synaptic_int_suspend { | |
| linux,phandle = <0xf0>; | |
| phandle = <0xf0>; | |
| mux { | |
| pins = "gpio65"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio65"; | |
| drive-strength = <0x2>; | |
| bias-pull-up; | |
| }; | |
| }; | |
| }; | |
| pmx_ts_reset_active { | |
| ts_reset_active { | |
| linux,phandle = <0xec>; | |
| phandle = <0xec>; | |
| mux { | |
| pins = "gpio64"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio64"; | |
| drive-strength = <0x8>; | |
| bias-pull-up; | |
| }; | |
| }; | |
| synaptic_reset_suspend { | |
| linux,phandle = <0xf1>; | |
| phandle = <0xf1>; | |
| mux { | |
| pins = "gpio64"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio64"; | |
| drive-strength = <0x2>; | |
| bias-pull-up; | |
| }; | |
| }; | |
| }; | |
| pmx_ts_reset_suspend { | |
| ts_reset_suspend { | |
| linux,phandle = <0xee>; | |
| phandle = <0xee>; | |
| mux { | |
| pins = "gpio64"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio64"; | |
| drive-strength = <0x2>; | |
| bias-pull-down; | |
| }; | |
| }; | |
| }; | |
| pmx_ts_release { | |
| ts_release { | |
| linux,phandle = <0xef>; | |
| phandle = <0xef>; | |
| mux { | |
| pins = "gpio65", "gpio64"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio65", "gpio64"; | |
| drive-strength = <0x2>; | |
| bias-pull-down; | |
| }; | |
| }; | |
| }; | |
| tlmm_gpio_key { | |
| gpio_key_active { | |
| linux,phandle = <0x1c0>; | |
| phandle = <0x1c0>; | |
| mux { | |
| pins = "gpio85", "gpio86", "gpio87"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio85", "gpio86", "gpio87"; | |
| drive-strength = <0x2>; | |
| bias-pull-up; | |
| }; | |
| }; | |
| gpio_key_suspend { | |
| linux,phandle = <0x1c1>; | |
| phandle = <0x1c1>; | |
| mux { | |
| pins = "gpio85", "gpio86", "gpio87"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio85", "gpio86", "gpio87"; | |
| drive-strength = <0x2>; | |
| bias-pull-up; | |
| }; | |
| }; | |
| }; | |
| pmx_qdsd_clk { | |
| clk_sdcard { | |
| linux,phandle = <0x4a>; | |
| phandle = <0x4a>; | |
| config { | |
| pins = "qdsd_clk"; | |
| bias-disable; | |
| drive-strength = <0x10>; | |
| }; | |
| }; | |
| clk_trace { | |
| linux,phandle = <0x50>; | |
| phandle = <0x50>; | |
| config { | |
| pins = "qdsd_clk"; | |
| bias-pull-down; | |
| drive-strength = <0x2>; | |
| }; | |
| }; | |
| clk_swdtrc { | |
| linux,phandle = <0x5b>; | |
| phandle = <0x5b>; | |
| config { | |
| pins = "qdsd_clk"; | |
| bias-pull-down; | |
| drive-strength = <0x2>; | |
| }; | |
| }; | |
| clk_spmi { | |
| linux,phandle = <0x66>; | |
| phandle = <0x66>; | |
| config { | |
| pins = "qdsd_clk"; | |
| bias-pull-down; | |
| drive-strength = <0x2>; | |
| }; | |
| }; | |
| }; | |
| pmx_qdsd_cmd { | |
| cmd_sdcard { | |
| linux,phandle = <0x4b>; | |
| phandle = <0x4b>; | |
| config { | |
| pins = "qdsd_cmd"; | |
| bias-pull-down; | |
| drive-strength = <0x8>; | |
| }; | |
| }; | |
| cmd_trace { | |
| linux,phandle = <0x51>; | |
| phandle = <0x51>; | |
| config { | |
| pins = "qdsd_cmd"; | |
| bias-pull-down; | |
| drive-strength = <0x2>; | |
| }; | |
| }; | |
| cmd_uart { | |
| linux,phandle = <0x56>; | |
| phandle = <0x56>; | |
| config { | |
| pins = "qdsd_cmd"; | |
| bias-pull-up; | |
| drive-strength = <0x2>; | |
| }; | |
| }; | |
| cmd_swdtrc { | |
| linux,phandle = <0x5c>; | |
| phandle = <0x5c>; | |
| config { | |
| pins = "qdsd_cmd"; | |
| bias-pull-up; | |
| drive-strength = <0x2>; | |
| }; | |
| }; | |
| cmd_jtag { | |
| linux,phandle = <0x61>; | |
| phandle = <0x61>; | |
| config { | |
| pins = "qdsd_cmd"; | |
| bias-disable; | |
| drive-strength = <0x8>; | |
| }; | |
| }; | |
| cmd_spmi { | |
| linux,phandle = <0x67>; | |
| phandle = <0x67>; | |
| config { | |
| pins = "qdsd_cmd"; | |
| bias-pull-down; | |
| drive-strength = <0xa>; | |
| }; | |
| }; | |
| }; | |
| pmx_qdsd_data0 { | |
| data0_sdcard { | |
| linux,phandle = <0x4c>; | |
| phandle = <0x4c>; | |
| config { | |
| pins = "qdsd_data0"; | |
| bias-pull-down; | |
| drive-strength = <0x8>; | |
| }; | |
| }; | |
| data0_trace { | |
| linux,phandle = <0x52>; | |
| phandle = <0x52>; | |
| config { | |
| pins = "qdsd_data0"; | |
| bias-pull-down; | |
| drive-strength = <0x8>; | |
| }; | |
| }; | |
| data0_uart { | |
| linux,phandle = <0x57>; | |
| phandle = <0x57>; | |
| config { | |
| pins = "qdsd_data0"; | |
| bias-pull-down; | |
| drive-strength = <0x2>; | |
| }; | |
| }; | |
| data0_swdtrc { | |
| linux,phandle = <0x5d>; | |
| phandle = <0x5d>; | |
| config { | |
| pins = "qdsd_data0"; | |
| bias-pull-down; | |
| drive-strength = <0x2>; | |
| }; | |
| }; | |
| data0_jtag { | |
| linux,phandle = <0x62>; | |
| phandle = <0x62>; | |
| config { | |
| pins = "qdsd_data0"; | |
| bias-pull-up; | |
| drive-strength = <0x2>; | |
| }; | |
| }; | |
| data0_spmi { | |
| linux,phandle = <0x68>; | |
| phandle = <0x68>; | |
| config { | |
| pins = "qdsd_data0"; | |
| bias-pull-down; | |
| drive-strength = <0x2>; | |
| }; | |
| }; | |
| }; | |
| pmx_qdsd_data1 { | |
| data1_sdcard { | |
| linux,phandle = <0x4d>; | |
| phandle = <0x4d>; | |
| config { | |
| pins = "qdsd_data1"; | |
| bias-pull-down; | |
| drive-strength = <0x8>; | |
| }; | |
| }; | |
| data1_trace { | |
| linux,phandle = <0x53>; | |
| phandle = <0x53>; | |
| config { | |
| pins = "qdsd_data1"; | |
| bias-pull-down; | |
| drive-strength = <0x8>; | |
| }; | |
| }; | |
| data1_uart { | |
| linux,phandle = <0x58>; | |
| phandle = <0x58>; | |
| config { | |
| pins = "qdsd_data1"; | |
| bias-pull-down; | |
| drive-strength = <0x2>; | |
| }; | |
| }; | |
| data1_swdtrc { | |
| linux,phandle = <0x5e>; | |
| phandle = <0x5e>; | |
| config { | |
| pins = "qdsd_data1"; | |
| bias-pull-down; | |
| drive-strength = <0x2>; | |
| }; | |
| }; | |
| data1_jtag { | |
| linux,phandle = <0x63>; | |
| phandle = <0x63>; | |
| config { | |
| pins = "qdsd_data1"; | |
| bias-pull-down; | |
| drive-strength = <0x2>; | |
| }; | |
| }; | |
| }; | |
| pmx_qdsd_data2 { | |
| data2_sdcard { | |
| linux,phandle = <0x4e>; | |
| phandle = <0x4e>; | |
| config { | |
| pins = "qdsd_data2"; | |
| bias-pull-down; | |
| drive-strength = <0x8>; | |
| }; | |
| }; | |
| data2_trace { | |
| linux,phandle = <0x54>; | |
| phandle = <0x54>; | |
| config { | |
| pins = "qdsd_data2"; | |
| bias-pull-down; | |
| drive-strength = <0x8>; | |
| }; | |
| }; | |
| data2_uart { | |
| linux,phandle = <0x59>; | |
| phandle = <0x59>; | |
| config { | |
| pins = "qdsd_data2"; | |
| bias-pull-down; | |
| drive-strength = <0x2>; | |
| }; | |
| }; | |
| data2_swdtrc { | |
| linux,phandle = <0x5f>; | |
| phandle = <0x5f>; | |
| config { | |
| pins = "qdsd_data2"; | |
| bias-pull-down; | |
| drive-strength = <0x2>; | |
| }; | |
| }; | |
| data2_jtag { | |
| linux,phandle = <0x64>; | |
| phandle = <0x64>; | |
| config { | |
| pins = "qdsd_data2"; | |
| bias-pull-up; | |
| drive-strength = <0x8>; | |
| }; | |
| }; | |
| }; | |
| pmx_qdsd_data3 { | |
| data3_sdcard { | |
| linux,phandle = <0x4f>; | |
| phandle = <0x4f>; | |
| config { | |
| pins = "qdsd_data3"; | |
| bias-pull-down; | |
| drive-strength = <0x8>; | |
| }; | |
| }; | |
| data3_trace { | |
| linux,phandle = <0x55>; | |
| phandle = <0x55>; | |
| config { | |
| pins = "qdsd_data3"; | |
| bias-pull-down; | |
| drive-strength = <0x8>; | |
| }; | |
| }; | |
| data3_uart { | |
| linux,phandle = <0x5a>; | |
| phandle = <0x5a>; | |
| config { | |
| pins = "qdsd_data3"; | |
| bias-pull-up; | |
| drive-strength = <0x2>; | |
| }; | |
| }; | |
| data3_swdtrc { | |
| linux,phandle = <0x60>; | |
| phandle = <0x60>; | |
| config { | |
| pins = "qdsd_data3"; | |
| bias-pull-up; | |
| drive-strength = <0x2>; | |
| }; | |
| }; | |
| data3_jtag { | |
| linux,phandle = <0x65>; | |
| phandle = <0x65>; | |
| config { | |
| pins = "qdsd_data3"; | |
| bias-pull-up; | |
| drive-strength = <0x2>; | |
| }; | |
| }; | |
| data3_spmi { | |
| linux,phandle = <0x69>; | |
| phandle = <0x69>; | |
| config { | |
| pins = "qdsd_data3"; | |
| bias-pull-down; | |
| drive-strength = <0x8>; | |
| }; | |
| }; | |
| }; | |
| typec_ssmux_config { | |
| linux,phandle = <0x123>; | |
| phandle = <0x123>; | |
| mux { | |
| pins = "gpio139"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio139"; | |
| drive-strength = <0x2>; | |
| bias-disable; | |
| }; | |
| }; | |
| ssusb_mode_sel { | |
| mux { | |
| pins = "gpio12"; | |
| function = "gpio"; | |
| }; | |
| config { | |
| pins = "gpio12"; | |
| drive-strength = <0x2>; | |
| bias-disable; | |
| input-enable; | |
| }; | |
| }; | |
| }; | |
| clock-controller@b111000 { | |
| compatible = "qcom,8953-l2ccc"; | |
| reg = <0xb111000 0x1000>; | |
| linux,phandle = <0xe>; | |
| phandle = <0xe>; | |
| }; | |
| clock-controller@b011000 { | |
| compatible = "qcom,8953-l2ccc"; | |
| reg = <0xb011000 0x1000>; | |
| linux,phandle = <0x1c>; | |
| phandle = <0x1c>; | |
| }; | |
| clock-controller@b188000 { | |
| compatible = "qcom,arm-cortex-acc"; | |
| reg = <0xb188000 0x1000>; | |
| linux,phandle = <0xa>; | |
| phandle = <0xa>; | |
| }; | |
| clock-controller@b198000 { | |
| compatible = "qcom,arm-cortex-acc"; | |
| reg = <0xb198000 0x1000>; | |
| linux,phandle = <0xf>; | |
| phandle = <0xf>; | |
| }; | |
| clock-controller@b1a8000 { | |
| compatible = "qcom,arm-cortex-acc"; | |
| reg = <0xb1a8000 0x1000>; | |
| linux,phandle = <0x12>; | |
| phandle = <0x12>; | |
| }; | |
| clock-controller@b1b8000 { | |
| compatible = "qcom,arm-cortex-acc"; | |
| reg = <0xb1b8000 0x1000>; | |
| linux,phandle = <0x15>; | |
| phandle = <0x15>; | |
| }; | |
| clock-controller@b088000 { | |
| compatible = "qcom,arm-cortex-acc"; | |
| reg = <0xb088000 0x1000>; | |
| linux,phandle = <0x18>; | |
| phandle = <0x18>; | |
| }; | |
| clock-controller@b098000 { | |
| compatible = "qcom,arm-cortex-acc"; | |
| reg = <0xb098000 0x1000>; | |
| linux,phandle = <0x1d>; | |
| phandle = <0x1d>; | |
| }; | |
| clock-controller@b0a8000 { | |
| compatible = "qcom,arm-cortex-acc"; | |
| reg = <0xb0a8000 0x1000>; | |
| linux,phandle = <0x20>; | |
| phandle = <0x20>; | |
| }; | |
| clock-controller@b0b8000 { | |
| compatible = "qcom,arm-cortex-acc"; | |
| reg = <0xb0b8000 0x1000>; | |
| linux,phandle = <0x23>; | |
| phandle = <0x23>; | |
| }; | |
| cpuss_dump { | |
| compatible = "qcom,cpuss-dump"; | |
| qcom,l2_dump0 { | |
| qcom,dump-node = <0xd>; | |
| qcom,dump-id = <0xc0>; | |
| }; | |
| qcom,l2_dump1 { | |
| qcom,dump-node = <0x1b>; | |
| qcom,dump-id = <0xc1>; | |
| }; | |
| qcom,l1_i_cache0 { | |
| qcom,dump-node = <0x26>; | |
| qcom,dump-id = <0x60>; | |
| }; | |
| qcom,l1_i_cache1 { | |
| qcom,dump-node = <0x27>; | |
| qcom,dump-id = <0x61>; | |
| }; | |
| qcom,l1_i_cache2 { | |
| qcom,dump-node = <0x28>; | |
| qcom,dump-id = <0x62>; | |
| }; | |
| qcom,l1_i_cache3 { | |
| qcom,dump-node = <0x29>; | |
| qcom,dump-id = <0x63>; | |
| }; | |
| qcom,l1_i_cache100 { | |
| qcom,dump-node = <0x2a>; | |
| qcom,dump-id = <0x64>; | |
| }; | |
| qcom,l1_i_cache101 { | |
| qcom,dump-node = <0x2b>; | |
| qcom,dump-id = <0x65>; | |
| }; | |
| qcom,l1_i_cache102 { | |
| qcom,dump-node = <0x2c>; | |
| qcom,dump-id = <0x66>; | |
| }; | |
| qcom,l1_i_cache103 { | |
| qcom,dump-node = <0x2d>; | |
| qcom,dump-id = <0x67>; | |
| }; | |
| qcom,l1_d_cache0 { | |
| qcom,dump-node = <0x2e>; | |
| qcom,dump-id = <0x80>; | |
| }; | |
| qcom,l1_d_cache1 { | |
| qcom,dump-node = <0x2f>; | |
| qcom,dump-id = <0x81>; | |
| }; | |
| qcom,l1_d_cache2 { | |
| qcom,dump-node = <0x30>; | |
| qcom,dump-id = <0x82>; | |
| }; | |
| qcom,l1_d_cache3 { | |
| qcom,dump-node = <0x31>; | |
| qcom,dump-id = <0x83>; | |
| }; | |
| qcom,l1_d_cache100 { | |
| qcom,dump-node = <0x32>; | |
| qcom,dump-id = <0x84>; | |
| }; | |
| qcom,l1_d_cache101 { | |
| qcom,dump-node = <0x33>; | |
| qcom,dump-id = <0x85>; | |
| }; | |
| qcom,l1_d_cache102 { | |
| qcom,dump-node = <0x34>; | |
| qcom,dump-id = <0x86>; | |
| }; | |
| qcom,l1_d_cache103 { | |
| qcom,dump-node = <0x35>; | |
| qcom,dump-id = <0x87>; | |
| }; | |
| }; | |
| qcom,kgsl-hyp { | |
| compatible = "qcom,pil-tz-generic"; | |
| qcom,pas-id = <0xd>; | |
| qcom,firmware-name = "a506_zap"; | |
| memory-region = <0x36>; | |
| clocks = <0x37 0xd390d2 0x37 0x94de4919 0x37 0xd4415c9b 0x37 0x37a21414>; | |
| clock-names = "scm_core_clk", "scm_iface_clk", "scm_bus_clk", "scm_core_clk_src"; | |
| qcom,proxy-clock-names = "scm_core_clk", "scm_iface_clk", "scm_bus_clk", "scm_core_clk_src"; | |
| qcom,scm_core_clk_src-freq = <0x4c4b400>; | |
| }; | |
| qcom,kgsl-busmon { | |
| label = "kgsl-busmon"; | |
| compatible = "qcom,kgsl-busmon"; | |
| }; | |
| qcom,gpubw { | |
| compatible = "qcom,devbw"; | |
| governor = "bw_vbif"; | |
| qcom,src-dst-ports = <0x1a 0x200>; | |
| qcom,active-only; | |
| qcom,bw-tbl = <0x0 0x64b 0x84c 0xb71 0xc96 0x1098 0x1406 0x16e3 0x1808 0x192d 0x1bc0>; | |
| linux,phandle = <0x39>; | |
| phandle = <0x39>; | |
| }; | |
| qcom,kgsl-3d0@1c00000 { | |
| label = "kgsl-3d0"; | |
| compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d"; | |
| status = "ok"; | |
| reg = <0x1c00000 0x40000>; | |
| reg-names = "kgsl_3d0_reg_memory"; | |
| interrupts = <0x0 0x21 0x0>; | |
| interrupt-names = "kgsl_3d0_irq"; | |
| qcom,id = <0x0>; | |
| qcom,chipid = <0x5000600>; | |
| qcom,initial-pwrlevel = <0x4>; | |
| qcom,idle-timeout = <0x50>; | |
| qcom,deep-nap-timeout = <0x64>; | |
| qcom,strtstp-sleepwake; | |
| qcom,highest-bank-bit = <0xe>; | |
| qcom,snapshot-size = <0x100000>; | |
| clocks = <0x38 0x49a51fd9 0x38 0xd15c8a00 0x38 0x3edd69ad 0x38 0x19922503 0x38 0x1180db06 0x38 0xae18e54d>; | |
| clock-names = "core_clk", "iface_clk", "mem_iface_clk", "alt_mem_iface_clk", "rbbmtimer_clk", "alwayson_clk"; | |
| qcom,gpubw-dev = <0x39>; | |
| qcom,bus-control; | |
| qcom,bus-width = <0x10>; | |
| qcom,msm-bus,name = "grp3d"; | |
| qcom,msm-bus,num-cases = <0xb>; | |
| qcom,msm-bus,num-paths = <0x1>; | |
| qcom,msm-bus,vectors-KBps = <0x1a 0x200 0x0 0x0 0x1a 0x200 0x0 0x19c800 0x1a 0x200 0x0 0x21fc00 0x1a 0x200 0x0 0x2ee000 0x1a 0x200 0x0 0x339000 0x1a 0x200 0x0 0x43f800 0x1a 0x200 0x0 0x520800 0x1a 0x200 0x0 0x5dc000 0x1a 0x200 0x0 0x627000 0x1a 0x200 0x0 0x672000 0x1a 0x200 0x0 0x71ac00>; | |
| regulator-names = "vddcx", "vdd"; | |
| vddcx-supply = <0x3a>; | |
| vdd-supply = <0x3b>; | |
| qcom,pm-qos-active-latency = <0xd5>; | |
| qcom,pm-qos-wakeup-latency = <0xd5>; | |
| qcom,gpu-quirk-two-pass-use-wfi; | |
| qcom,gpu-quirk-dp2clockgating-disable; | |
| qcom,gpu-quirk-lmloadkill-disable; | |
| coresight-id = <0x43>; | |
| coresight-name = "coresight-gfx"; | |
| coresight-nr-inports = <0x0>; | |
| coresight-outports = <0x0>; | |
| coresight-child-list = <0x3c>; | |
| coresight-child-ports = <0x6>; | |
| qcom,enable-ca-jump; | |
| qcom,ca-busy-penalty = <0x2ee0>; | |
| qcom,ca-target-pwrlevel = <0x3>; | |
| qcom,gpu-mempools { | |
| #address-cells = <0x1>; | |
| #size-cells = <0x0>; | |
| compatible = "qcom,gpu-mempools"; | |
| qcom,mempool-max-pages = <0x8000>; | |
| qcom,gpu-mempool@0 { | |
| reg = <0x0>; | |
| qcom,mempool-page-size = <0x1000>; | |
| }; | |
| qcom,gpu-mempool@1 { | |
| reg = <0x1>; | |
| qcom,mempool-page-size = <0x10000>; | |
| }; | |
| }; | |
| qcom,gpu-pwrlevels { | |
| #address-cells = <0x1>; | |
| #size-cells = <0x0>; | |
| compatible = "qcom,gpu-pwrlevels"; | |
| qcom,gpu-pwrlevel@0 { | |
| reg = <0x0>; | |
| qcom,gpu-freq = <0x26be3680>; | |
| qcom,bus-freq = <0xa>; | |
| qcom,bus-min = <0xa>; | |
| qcom,bus-max = <0xa>; | |
| }; | |
| qcom,gpu-pwrlevel@1 { | |
| reg = <0x1>; | |
| qcom,gpu-freq = <0x2160ec00>; | |
| qcom,bus-freq = <0xa>; | |
| qcom,bus-min = <0x8>; | |
| qcom,bus-max = <0xa>; | |
| }; | |
| qcom,gpu-pwrlevel@2 { | |
| reg = <0x2>; | |
| qcom,gpu-freq = <0x1e65fb80>; | |
| qcom,bus-freq = <0x9>; | |
| qcom,bus-min = <0x6>; | |
| qcom,bus-max = <0xa>; | |
| }; | |
| qcom,gpu-pwrlevel@3 { | |
| reg = <0x3>; | |
| qcom,gpu-freq = <0x17d78400>; | |
| qcom,bus-freq = <0x7>; | |
| qcom,bus-min = <0x5>; | |
| qcom,bus-max = <0x8>; | |
| }; | |
| qcom,gpu-pwrlevel@4 { | |
| reg = <0x4>; | |
| qcom,gpu-freq = <0x1312d000>; | |
| qcom,bus-freq = <0x4>; | |
| qcom,bus-min = <0x2>; | |
| qcom,bus-max = <0x6>; | |
| }; | |
| qcom,gpu-pwrlevel@5 { | |
| reg = <0x5>; | |
| qcom,gpu-freq = <0xcdfe600>; | |
| qcom,bus-freq = <0x1>; | |
| qcom,bus-min = <0x1>; | |
| qcom,bus-max = <0x4>; | |
| }; | |
| qcom,gpu-pwrlevel@6 { | |
| reg = <0x6>; | |
| qcom,gpu-freq = <0x7f1ff20>; | |
| qcom,bus-freq = <0x1>; | |
| qcom,bus-min = <0x1>; | |
| qcom,bus-max = <0x4>; | |
| }; | |
| qcom,gpu-pwrlevel@7 { | |
| reg = <0x7>; | |
| qcom,gpu-freq = <0x124f800>; | |
| qcom,bus-freq = <0x0>; | |
| qcom,bus-min = <0x0>; | |
| qcom,bus-max = <0x0>; | |
| }; | |
| }; | |
| }; | |
| qcom,kgsl-iommu@1c40000 { | |
| compatible = "qcom,kgsl-smmu-v2"; | |
| reg = <0x1c40000 0x10000>; | |
| qcom,protect = <0x40000 0x10000>; | |
| qcom,micro-mmu-control = <0x6000>; | |
| clocks = <0x38 0xd15c8a00 0x38 0x3edd69ad>; | |
| clock-names = "gpu_ahb_clk", "gcc_bimc_gfx_clk"; | |
| qcom,secure_align_mask = <0xfff>; | |
| qcom,retention; | |
| gfx3d_user { | |
| compatible = "qcom,smmu-kgsl-cb"; | |
| label = "gfx3d_user"; | |
| iommus = <0x3d 0x0>; | |
| qcom,gpu-offset = <0x48000>; | |
| }; | |
| gfx3d_secure { | |
| compatible = "qcom,smmu-kgsl-cb"; | |
| iommus = <0x3d 0x2>; | |
| memory-region = <0x3e>; | |
| }; | |
| }; | |
| qcom,ion { | |
| compatible = "qcom,msm-ion"; | |
| #address-cells = <0x1>; | |
| #size-cells = <0x0>; | |
| qcom,ion-heap@25 { | |
| reg = <0x19>; | |
| qcom,ion-heap-type = "SYSTEM"; | |
| }; | |
| qcom,ion-heap@8 { | |
| reg = <0x8>; | |
| memory-region = <0x3e>; | |
| qcom,ion-heap-type = "SECURE_DMA"; | |
| }; | |
| qcom,ion-heap@27 { | |
| reg = <0x1b>; | |
| memory-region = <0x3f>; | |
| qcom,ion-heap-type = "DMA"; | |
| }; | |
| }; | |
| qcom,smp2p-modem@0x0b011008 { | |
| compatible = "qcom,smp2p"; | |
| reg = <0xb011008 0x4>; | |
| qcom,remote-pid = <0x1>; | |
| qcom,irq-bitmask = <0x4000>; | |
| interrupts = <0x0 0x1b 0x1>; | |
| }; | |
| qcom,smp2p-wcnss@0x0b011008 { | |
| compatible = "qcom,smp2p"; | |
| reg = <0xb011008 0x4>; | |
| qcom,remote-pid = <0x4>; | |
| qcom,irq-bitmask = <0x40000>; | |
| interrupts = <0x0 0x8f 0x1>; | |
| }; | |
| qcom,smp2p-adsp@0x0b011008 { | |
| compatible = "qcom,smp2p"; | |
| reg = <0xb011008 0x4>; | |
| qcom,remote-pid = <0x2>; | |
| qcom,irq-bitmask = <0x400>; | |
| interrupts = <0x0 0x123 0x1>; | |
| }; | |
| qcom,smp2pgpio-smp2p-15-in { | |
| compatible = "qcom,smp2pgpio"; | |
| qcom,entry-name = "smp2p"; | |
| qcom,remote-pid = <0xf>; | |
| qcom,is-inbound; | |
| gpio-controller; | |
| #gpio-cells = <0x2>; | |
| interrupt-controller; | |
| #interrupt-cells = <0x2>; | |
| linux,phandle = <0x40>; | |
| phandle = <0x40>; | |
| }; | |
| qcom,smp2pgpio_test_smp2p_15_in { | |
| compatible = "qcom,smp2pgpio_test_smp2p_15_in"; | |
| gpios = <0x40 0x0 0x0>; | |
| }; | |
| qcom,smp2pgpio-smp2p-15-out { | |
| compatible = "qcom,smp2pgpio"; | |
| qcom,entry-name = "smp2p"; | |
| qcom,remote-pid = <0xf>; | |
| gpio-controller; | |
| #gpio-cells = <0x2>; | |
| interrupt-controller; | |
| #interrupt-cells = <0x2>; | |
| linux,phandle = <0x41>; | |
| phandle = <0x41>; | |
| }; | |
| qcom,smp2pgpio_test_smp2p_15_out { | |
| compatible = "qcom,smp2pgpio_test_smp2p_15_out"; | |
| gpios = <0x41 0x0 0x0>; | |
| }; | |
| qcom,smp2pgpio-smp2p-1-in { | |
| compatible = "qcom,smp2pgpio"; | |
| qcom,entry-name = "smp2p"; | |
| qcom,remote-pid = <0x1>; | |
| qcom,is-inbound; | |
| gpio-controller; | |
| #gpio-cells = <0x2>; | |
| interrupt-controller; | |
| #interrupt-cells = <0x2>; | |
| linux,phandle = <0x42>; | |
| phandle = <0x42>; | |
| }; | |
| qcom,smp2pgpio_test_smp2p_1_in { | |
| compatible = "qcom,smp2pgpio_test_smp2p_1_in"; | |
| gpios = <0x42 0x0 0x0>; | |
| }; | |
| qcom,smp2pgpio-smp2p-1-out { | |
| compatible = "qcom,smp2pgpio"; | |
| qcom,entry-name = "smp2p"; | |
| qcom,remote-pid = <0x1>; | |
| gpio-controller; | |
| #gpio-cells = <0x2>; | |
| interrupt-controller; | |
| #interrupt-cells = <0x2>; | |
| linux,phandle = <0x43>; | |
| phandle = <0x43>; | |
| }; | |
| qcom,smp2pgpio_test_smp2p_1_out { | |
| compatible = "qcom,smp2pgpio_test_smp2p_1_out"; | |
| gpios = <0x43 0x0 0x0>; | |
| }; | |
| qcom,smp2pgpio-smp2p-4-in { | |
| compatible = "qcom,smp2pgpio"; | |
| qcom,entry-name = "smp2p"; | |
| qcom,remote-pid = <0x4>; | |
| qcom,is-inbound; | |
| gpio-controller; | |
| #gpio-cells = <0x2>; | |
| interrupt-controller; | |
| #interrupt-cells = <0x2>; | |
| linux,phandle = <0x44>; | |
| phandle = <0x44>; | |
| }; | |
| qcom,smp2pgpio_test_smp2p_4_in { | |
| compatible = "qcom,smp2pgpio_test_smp2p_4_in"; | |
| gpios = <0x44 0x0 0x0>; | |
| }; | |
| qcom,smp2pgpio-smp2p-4-out { | |
| compatible = "qcom,smp2pgpio"; | |
| qcom,entry-name = "smp2p"; | |
| qcom,remote-pid = <0x4>; | |
| gpio-controller; | |
| #gpio-cells = <0x2>; | |
| interrupt-controller; | |
| #interrupt-cells = <0x2>; | |
| linux,phandle = <0x45>; | |
| phandle = <0x45>; | |
| }; | |
| qcom,smp2pgpio_test_smp2p_4_out { | |
| compatible = "qcom,smp2pgpio_test_smp2p_4_out"; | |
| gpios = <0x45 0x0 0x0>; | |
| }; | |
| qcom,smp2pgpio-smp2p-2-in { | |
| compatible = "qcom,smp2pgpio"; | |
| qcom,entry-name = "smp2p"; | |
| qcom,remote-pid = <0x2>; | |
| qcom,is-inbound; | |
| gpio-controller; | |
| #gpio-cells = <0x2>; | |
| interrupt-controller; | |
| #interrupt-cells = <0x2>; | |
| linux,phandle = <0x46>; | |
| phandle = <0x46>; | |
| }; | |
| qcom,smp2pgpio_test_smp2p_2_in { | |
| compatible = "qcom,smp2pgpio_test_smp2p_2_in"; | |
| gpios = <0x46 0x0 0x0>; | |
| }; | |
| qcom,smp2pgpio-smp2p-2-out { | |
| compatible = "qcom,smp2pgpio"; | |
| qcom,entry-name = "smp2p"; | |
| qcom,remote-pid = <0x2>; | |
| gpio-controller; | |
| #gpio-cells = <0x2>; | |
| interrupt-controller; | |
| #interrupt-cells = <0x2>; | |
| linux,phandle = <0x47>; | |
| phandle = <0x47>; | |
| }; | |
| qcom,smp2pgpio_test_smp2p_2_out { | |
| compatible = "qcom,smp2pgpio_test_smp2p_2_out"; | |
| gpios = <0x47 0x0 0x0>; | |
| }; | |
| qcom,smp2pgpio-ssr-smp2p-1-in { | |
| compatible = "qcom,smp2pgpio"; | |
| qcom,entry-name = "slave-kernel"; | |
| qcom,remote-pid = <0x1>; | |
| qcom,is-inbound; | |
| gpio-controller; | |
| #gpio-cells = <0x2>; | |
| interrupt-controller; | |
| #interrupt-cells = <0x2>; | |
| linux,phandle = <0x12a>; | |
| phandle = <0x12a>; | |
| }; | |
| qcom,smp2pgpio-ssr-smp2p-1-out { | |
| compatible = "qcom,smp2pgpio"; | |
| qcom,entry-name = "master-kernel"; | |
| qcom,remote-pid = <0x1>; | |
| gpio-controller; | |
| #gpio-cells = <0x2>; | |
| interrupt-controller; | |
| #interrupt-cells = <0x2>; | |
| linux,phandle = <0x12b>; | |
| phandle = <0x12b>; | |
| }; | |
| qcom,smp2pgpio-ssr-smp2p-2-in { | |
| compatible = "qcom,smp2pgpio"; | |
| qcom,entry-name = "slave-kernel"; | |
| qcom,remote-pid = <0x2>; | |
| qcom,is-inbound; | |
| gpio-controller; | |
| #gpio-cells = <0x2>; | |
| interrupt-controller; | |
| #interrupt-cells = <0x2>; | |
| linux,phandle = <0x12d>; | |
| phandle = <0x12d>; | |
| }; | |
| qcom,smp2pgpio-ssr-smp2p-2-out { | |
| compatible = "qcom,smp2pgpio"; | |
| qcom,entry-name = "master-kernel"; | |
| qcom,remote-pid = <0x2>; | |
| gpio-controller; | |
| #gpio-cells = <0x2>; | |
| interrupt-controller; | |
| #interrupt-cells = <0x2>; | |
| linux,phandle = <0x12e>; | |
| phandle = <0x12e>; | |
| }; | |
| qcom,smp2pgpio-ssr-smp2p-4-in { | |
| compatible = "qcom,smp2pgpio"; | |
| qcom,entry-name = "slave-kernel"; | |
| qcom,remote-pid = <0x4>; | |
| qcom,is-inbound; | |
| gpio-controller; | |
| #gpio-cells = <0x2>; | |
| interrupt-controller; | |
| #interrupt-cells = <0x2>; | |
| linux,phandle = <0x131>; | |
| phandle = <0x131>; | |
| }; | |
| qcom,smp2pgpio-ssr-smp2p-4-out { | |
| compatible = "qcom,smp2pgpio"; | |
| qcom,entry-name = "master-kernel"; | |
| qcom,remote-pid = <0x4>; | |
| gpio-controller; | |
| #gpio-cells = <0x2>; | |
| interrupt-controller; | |
| #interrupt-cells = <0x2>; | |
| linux,phandle = <0x132>; | |
| phandle = <0x132>; | |
| }; | |
| arm,smmu-kgsl@1c40000 { | |
| status = "ok"; | |
| compatible = "qcom,smmu-v2"; | |
| qcom,tz-device-id = "GPU"; | |
| reg = <0x1c40000 0x10000>; | |
| #iommu-cells = <0x1>; | |
| #global-interrupts = <0x1>; | |
| interrupts = <0x0 0xc7 0x0 0x0 0xe1 0x0 0x0 0xe8 0x0 0x0 0xe9 0x0 0x0 0xea 0x0>; | |
| qcom,register-save; | |
| qcom,skip-init; | |
| qcom,dynamic; | |
| qcom,enable-smmu-halt; | |
| qcom,enable-static-cb; | |
| qcom,no-smr-check; | |
| vdd-supply = <0x3a>; | |
| clocks = <0x38 0xd15c8a00 0x38 0x3edd69ad>; | |
| clock-names = "gpu_ahb_clk", "gcc_bimc_gfx_clk"; | |
| #clock-cells = <0x1>; | |
| attach-impl-defs = <0x6000 0x270 0x6060 0x1055 0x6800 0x6 0x6900 0x3ff 0x6924 0x204 0x6928 0x10800 0x6930 0x400 0x6960 0xffffffff 0x6b64 0xa0000 0x6b68 0xaaab92a>; | |
| linux,phandle = <0x3d>; | |
| phandle = <0x3d>; | |
| }; | |
| qcom,iommu@1e00000 { | |
| compatible = "qcom,msm-smmu-v2", "qcom,msm-mmu-500"; | |
| #address-cells = <0x1>; | |
| #size-cells = <0x1>; | |
| #iommu-cells = <0x1>; | |
| ranges; | |
| reg = <0x1e00000 0x40000>; | |
| reg-names = "iommu_base"; | |
| interrupts = <0x0 0x29 0x0 0x0 0x26 0x0>; | |
| interrupt-names = "global_cfg_NS_irq", "global_cfg_S_irq"; | |
| label = "apps_iommu"; | |
| qcom,iommu-secure-id = <0x11>; | |
| clocks = <0x37 0x75eaefa5 0x37 0x8fbc51da>; | |
| clock-names = "iface_clk", "core_clk"; | |
| qcom,cb-base-offset = <0x20000>; | |
| status = "ok"; | |
| linux,phandle = <0x189>; | |
| phandle = <0x189>; | |
| qcom,iommu-ctx@1e20000 { | |
| compatible = "qcom,msm-smmu-v2-ctx"; | |
| reg = <0x1e20000 0x1000>; | |
| qcom,secure-context; | |
| interrupts = <0x0 0xfd 0x0 0x0 0xfd 0x0>; | |
| qcom,iommu-ctx-sids = <0x2400>; | |
| qcom,iommu-sid-mask = <0x3f0>; | |
| label = "adsp_elf"; | |
| }; | |
| qcom,iommu-ctx@1e21000 { | |
| compatible = "qcom,msm-smmu-v2-ctx"; | |
| reg = <0x1e21000 0x1000>; | |
| qcom,secure-context; | |
| interrupts = <0x0 0xfe 0x0 0x0 0xfe 0x0>; | |
| qcom,iommu-ctx-sids = <0x2402>; | |
| qcom,iommu-sid-mask = <0x3f1>; | |
| label = "adsp_sec_pixel"; | |
| }; | |
| qcom,iommu-ctx@1e22000 { | |
| compatible = "qcom,msm-smmu-v2-ctx"; | |
| reg = <0x1e22000 0x1000>; | |
| qcom,secure-context; | |
| interrupts = <0x0 0xff 0x0 0x0 0xff 0x0>; | |
| qcom,iommu-ctx-sids = <0xc01>; | |
| label = "mdp_1"; | |
| }; | |
| qcom,iommu-ctx@1e23000 { | |
| compatible = "qcom,msm-smmu-v2-ctx"; | |
| reg = <0x1e23000 0x1000>; | |
| qcom,secure-context; | |
| interrupts = <0x0 0x35 0x0 0x0 0x35 0x0>; | |
| qcom,iommu-ctx-sids = <0x980 0x986 0x903>; | |
| qcom,iommu-sid-mask = <0x200 0x200 0x220>; | |
| label = "venus_fw"; | |
| qcom,report-error-on-fault; | |
| }; | |
| qcom,iommu-ctx@1e24000 { | |
| compatible = "qcom,msm-smmu-v2-ctx"; | |
| reg = <0x1e24000 0x1000>; | |
| qcom,secure-context; | |
| interrupts = <0x0 0x36 0x0 0x0 0x36 0x0>; | |
| qcom,iommu-ctx-sids = <0x908 0x905 0x925 0x928>; | |
| qcom,iommu-sid-mask = <0x200 0x20a 0x208 0x200>; | |
| label = "venus_sec_non_pixel"; | |
| qcom,report-error-on-fault; | |
| linux,phandle = <0xb7>; | |
| phandle = <0xb7>; | |
| }; | |
| qcom,iommu-ctx@1e25000 { | |
| compatible = "qcom,msm-smmu-v2-ctx"; | |
| reg = <0x1e25000 0x1000>; | |
| qcom,secure-context; | |
| interrupts = <0x0 0x3a 0x0 0x0 0x3a 0x0>; | |
| qcom,iommu-ctx-sids = <0x900 0x902 0x909 0x90e 0x926 0x929>; | |
| qcom,iommu-sid-mask = <0x200 0x208 0x202 0x200 0x200 0x202>; | |
| label = "venus_sec_bitstream"; | |
| qcom,report-error-on-fault; | |
| linux,phandle = <0xb5>; | |
| phandle = <0xb5>; | |
| }; | |
| qcom,iommu-ctx@1e26000 { | |
| compatible = "qcom,msm-smmu-v2-ctx"; | |
| reg = <0x1e26000 0x1000>; | |
| qcom,secure-context; | |
| interrupts = <0x0 0x3c 0x0 0x0 0x3c 0x0>; | |
| qcom,iommu-ctx-sids = <0x904 0x910 0x92c>; | |
| qcom,iommu-sid-mask = <0x208 0x200 0x200>; | |
| label = "venus_sec_pixel"; | |
| qcom,report-error-on-fault; | |
| linux,phandle = <0xb6>; | |
| phandle = <0xb6>; | |
| }; | |
| qcom,iommu-ctx@1e28000 { | |
| compatible = "qcom,msm-smmu-v2-ctx"; | |
| reg = <0x1e28000 0x1000>; | |
| interrupts = <0x0 0x4c 0x0>; | |
| qcom,iommu-ctx-sids = <0x1401 0x1402 0x1404>; | |
| qcom,iommu-sid-mask = <0x3f2 0x3f0 0x3f0>; | |
| label = "pronto_pil"; | |
| }; | |
| qcom,iommu-ctx@1e29000 { | |
| compatible = "qcom,msm-smmu-v2-ctx"; | |
| reg = <0x1e29000 0x1000>; | |
| interrupts = <0x0 0x4d 0x0>; | |
| qcom,iommu-ctx-sids = <0x1000>; | |
| qcom,iommu-sid-mask = <0x3fe>; | |
| label = "q6"; | |
| }; | |
| qcom,iommu-ctx@1e2a000 { | |
| compatible = "qcom,msm-smmu-v2-ctx"; | |
| reg = <0x1e2a000 0x1000>; | |
| interrupts = <0x0 0x50 0x0>; | |
| qcom,iommu-ctx-sids = <0x40>; | |
| qcom,iommu-sid-mask = <0x3f>; | |
| label = "periph_rpm"; | |
| }; | |
| qcom,iommu-ctx@1e2b000 { | |
| compatible = "qcom,msm-smmu-v2-ctx"; | |
| reg = <0x1e2b000 0x1000>; | |
| interrupts = <0x0 0x5e 0x0>; | |
| qcom,iommu-ctx-sids = <0x1c0 0x1ca 0x1cc 0x1d0 0x1d6 0x1d8 0x1e0 0x1e4 0x1e8 0x1f0>; | |
| qcom,iommu-sid-mask = <0x7 0x1 0x3 0x3 0x1 0x7 0x3 0x1 0x7 0x1>; | |
| label = "lpass"; | |
| }; | |
| qcom,iommu-ctx@1e2f000 { | |
| compatible = "qcom,msm-smmu-v2-ctx"; | |
| reg = <0x1e2f000 0x1000>; | |
| interrupts = <0x0 0x68 0x0>; | |
| qcom,iommu-ctx-sids = <0x2401>; | |
| qcom,iommu-sid-mask = <0x3f0>; | |
| label = "adsp_io"; | |
| qcom,virtual-addr-pool = <0x10000000 0xfffffff>; | |
| #iommu-cells = <0x1>; | |
| linux,phandle = <0x13f>; | |
| phandle = <0x13f>; | |
| }; | |
| qcom,iommu-ctx@1e30000 { | |
| compatible = "qcom,msm-smmu-v2-ctx"; | |
| reg = <0x1e30000 0x1000>; | |
| interrupts = <0x0 0x69 0x0>; | |
| qcom,iommu-ctx-sids = <0x2404>; | |
| qcom,iommu-sid-mask = <0x3f0>; | |
| label = "adsp_opendsp"; | |
| }; | |
| qcom,iommu-ctx@1e31000 { | |
| compatible = "qcom,msm-smmu-v2-ctx"; | |
| reg = <0x1e31000 0x1000>; | |
| interrupts = <0x0 0x6a 0x0>; | |
| qcom,iommu-ctx-sids = <0x2408>; | |
| qcom,iommu-sid-mask = <0x3f7>; | |
| label = "adsp_shared"; | |
| linux,phandle = <0x10f>; | |
| phandle = <0x10f>; | |
| }; | |
| qcom,iommu-ctx@1e32000 { | |
| compatible = "qcom,msm-smmu-v2-ctx"; | |
| reg = <0x1e32000 0x1000>; | |
| interrupts = <0x0 0x6d 0x0>; | |
| qcom,iommu-ctx-sids = <0x1c00>; | |
| qcom,iommu-sid-mask = <0x3fc>; | |
| label = "cpp"; | |
| }; | |
| qcom,iommu-ctx@1e33000 { | |
| compatible = "qcom,msm-smmu-v2-ctx"; | |
| reg = <0x1e33000 0x1000>; | |
| interrupts = <0x0 0x6e 0x0>; | |
| qcom,iommu-ctx-sids = <0x1800>; | |
| qcom,iommu-sid-mask = <0x3fe>; | |
| label = "jpeg_enc0"; | |
| }; | |
| qcom,iommu-ctx@1e34000 { | |
| compatible = "qcom,msm-smmu-v2-ctx"; | |
| reg = <0x1e34000 0x1000>; | |
| interrupts = <0x0 0x6f 0x0>; | |
| qcom,iommu-ctx-sids = <0x400 0x2800>; | |
| qcom,iommu-sid-mask = <0x3fc 0x3fc>; | |
| label = "vfe"; | |
| }; | |
| qcom,iommu-ctx@1e35000 { | |
| compatible = "qcom,msm-smmu-v2-ctx"; | |
| reg = <0x1e35000 0x1000>; | |
| interrupts = <0x0 0x70 0x0>; | |
| qcom,iommu-ctx-sids = <0xc00>; | |
| qcom,iommu-sid-mask = <0x3fe>; | |
| label = "mdp_0"; | |
| }; | |
| qcom,iommu-ctx@1e36000 { | |
| compatible = "qcom,msm-smmu-v2-ctx"; | |
| reg = <0x1e36000 0x1000>; | |
| interrupts = <0x0 0x71 0x0>; | |
| qcom,iommu-ctx-sids = <0x800 0x807 0x808 0x810 0x828 0x82c 0x821>; | |
| qcom,iommu-sid-mask = <0x201 0x200 0x207 0x201 0x203 0x201 0x210>; | |
| label = "venus_ns"; | |
| qcom,report-error-on-fault; | |
| linux,phandle = <0xb4>; | |
| phandle = <0xb4>; | |
| }; | |
| qcom,iommu-ctx@1e38000 { | |
| compatible = "qcom,msm-smmu-v2-ctx"; | |
| reg = <0x1e38000 0x1000>; | |
| interrupts = <0x0 0x73 0x0>; | |
| qcom,iommu-ctx-sids = <0x2000 0x2004>; | |
| qcom,iommu-sid-mask = <0x3fa 0x3f8>; | |
| label = "ipa"; | |
| }; | |
| qcom,iommu-ctx@1e37000 { | |
| compatible = "qcom,msm-smmu-v2-ctx"; | |
| reg = <0x1e37000 0x1000>; | |
| interrupts = <0x0 0x72 0x0>; | |
| qcom,iommu-ctx-sids = <0x1406 0x1408 0x140c 0x100 0x1d4 0x1e6 0x340>; | |
| qcom,iommu-sid-mask = <0x3f1 0x3f3 0x3f1 0x7f 0x1 0x1 0x3f>; | |
| label = "access_control"; | |
| }; | |
| }; | |
| tmc@6028000 { | |
| compatible = "arm,coresight-tmc"; | |
| reg = <0x6028000 0x1000 0x6044000 0x15000>; | |
| reg-names = "tmc-base", "bam-base"; | |
| interrupts = <0x0 0xa6 0x0>; | |
| interrupt-names = "byte-cntr-irq"; | |
| qcom,memory-size = <0x100000>; | |
| qcom,sg-enable; | |
| qcom,force-reg-dump; | |
| coresight-id = <0x0>; | |
| coresight-name = "coresight-tmc-etr"; | |
| coresight-nr-inports = <0x1>; | |
| coresight-ctis = <0x48 0x49>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| linux,phandle = <0x6c>; | |
| phandle = <0x6c>; | |
| }; | |
| tpiu@6020000 { | |
| compatible = "arm,coresight-tpiu"; | |
| reg = <0x6020000 0x1000 0x1100000 0xb0000>; | |
| reg-names = "tpiu-base", "nidnt-base"; | |
| coresight-id = <0x1>; | |
| coresight-name = "coresight-tpiu"; | |
| coresight-nr-inports = <0x1>; | |
| pinctrl-names = "sdcard", "trace", "swduart", "swdtrc", "jtag", "spmi"; | |
| pinctrl-0 = <0x4a 0x4b 0x4c 0x4d 0x4e 0x4f>; | |
| pinctrl-1 = <0x50 0x51 0x52 0x53 0x54 0x55>; | |
| pinctrl-2 = <0x56 0x57 0x58 0x59 0x5a>; | |
| pinctrl-3 = <0x5b 0x5c 0x5d 0x5e 0x5f 0x60>; | |
| pinctrl-4 = <0x61 0x62 0x63 0x64 0x65>; | |
| pinctrl-5 = <0x66 0x67 0x68 0x69>; | |
| qcom,nidnthw; | |
| qcom,nidnt-swduart; | |
| qcom,nidnt-swdtrc; | |
| qcom,nidnt-jtag; | |
| qcom,nidnt-spmi; | |
| nidnt-gpio = <0x85>; | |
| nidnt-gpio-polarity = <0x1>; | |
| interrupts = <0x0 0x52 0x0>; | |
| interrupt-names = "nidnt-irq"; | |
| vdd-supply = <0x6a>; | |
| qcom,vdd-voltage-level = <0x2d0370 0x2d0370>; | |
| qcom,vdd-current-level = <0x3a98 0x61a80>; | |
| vdd-io-supply = <0x6b>; | |
| qcom,vdd-io-voltage-level = <0x2d0370 0x2d0370>; | |
| qcom,vdd-io-current-level = <0xc8 0xc350>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| linux,phandle = <0x6d>; | |
| phandle = <0x6d>; | |
| }; | |
| replicator@6026000 { | |
| compatible = "qcom,coresight-replicator"; | |
| reg = <0x6026000 0x1000>; | |
| reg-names = "replicator-base"; | |
| coresight-id = <0x2>; | |
| coresight-name = "coresight-replicator"; | |
| coresight-nr-inports = <0x1>; | |
| coresight-outports = <0x0 0x1>; | |
| coresight-child-list = <0x6c 0x6d>; | |
| coresight-child-ports = <0x0 0x0>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| linux,phandle = <0x6e>; | |
| phandle = <0x6e>; | |
| }; | |
| tmc@6027000 { | |
| compatible = "arm,coresight-tmc"; | |
| reg = <0x6027000 0x1000>; | |
| reg-names = "tmc-base"; | |
| coresight-id = <0x3>; | |
| coresight-name = "coresight-tmc-etf"; | |
| coresight-nr-inports = <0x1>; | |
| coresight-outports = <0x0>; | |
| coresight-child-list = <0x6e>; | |
| coresight-child-ports = <0x0>; | |
| coresight-default-sink; | |
| coresight-ctis = <0x48 0x49>; | |
| qcom,force-reg-dump; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| linux,phandle = <0x6f>; | |
| phandle = <0x6f>; | |
| }; | |
| funnel@6021000 { | |
| compatible = "arm,coresight-funnel"; | |
| reg = <0x6021000 0x1000>; | |
| reg-names = "funnel-base"; | |
| coresight-id = <0x4>; | |
| coresight-name = "coresight-funnel-in0"; | |
| coresight-nr-inports = <0x8>; | |
| coresight-outports = <0x0>; | |
| coresight-child-list = <0x6f>; | |
| coresight-child-ports = <0x0>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| linux,phandle = <0x70>; | |
| phandle = <0x70>; | |
| }; | |
| funnel@6100000 { | |
| compatible = "arm,coresight-funnel"; | |
| reg = <0x6100000 0x1000>; | |
| reg-names = "funnel-base"; | |
| coresight-id = <0x5>; | |
| coresight-name = "coresight-funnel-center"; | |
| coresight-nr-inports = <0x8>; | |
| coresight-outports = <0x0>; | |
| coresight-child-list = <0x70>; | |
| coresight-child-ports = <0x3>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| linux,phandle = <0x74>; | |
| phandle = <0x74>; | |
| }; | |
| funnel@6120000 { | |
| compatible = "arm,coresight-funnel"; | |
| reg = <0x6120000 0x1000>; | |
| reg-names = "funnel-base"; | |
| coresight-id = <0x6>; | |
| coresight-name = "coresight-funnel-right"; | |
| coresight-nr-inports = <0x8>; | |
| coresight-outports = <0x0>; | |
| coresight-child-list = <0x70>; | |
| coresight-child-ports = <0x4>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| linux,phandle = <0x71>; | |
| phandle = <0x71>; | |
| }; | |
| funnel@6130000 { | |
| compatible = "arm,coresight-funnel"; | |
| reg = <0x6130000 0x1000>; | |
| reg-names = "funnel-base"; | |
| coresight-id = <0x7>; | |
| coresight-name = "coesight-funnel-mm"; | |
| coresight-nr-inports = <0x8>; | |
| coresight-outports = <0x0>; | |
| coresight-child-list = <0x70>; | |
| coresight-child-ports = <0x5>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| linux,phandle = <0x3c>; | |
| phandle = <0x3c>; | |
| }; | |
| funnel@6132000 { | |
| compatible = "arm,coresight-funnel"; | |
| reg = <0x6132000 0x1000>; | |
| reg-names = "funnel-base"; | |
| coresight-id = <0x8>; | |
| coresight-name = "coresight-funnel-cam"; | |
| coresight-nr-inports = <0x8>; | |
| coresight-outports = <0x0>; | |
| coresight-child-list = <0x3c>; | |
| coresight-child-ports = <0x4>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| funnel@61d0000 { | |
| compatible = "arm,coresight-funnel"; | |
| reg = <0x61d0000 0x1000>; | |
| reg-names = "funnel-base"; | |
| coresight-id = <0x9>; | |
| coresight-name = "coresight-funnel-apss1"; | |
| coresight-nr-inports = <0x8>; | |
| coresight-outports = <0x0>; | |
| coresight-child-list = <0x71>; | |
| coresight-child-ports = <0x3>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| linux,phandle = <0x72>; | |
| phandle = <0x72>; | |
| }; | |
| funnel@61a1000 { | |
| compatible = "arm,coresight-funnel"; | |
| reg = <0x61a1000 0x1000>; | |
| reg-names = "funnel-base"; | |
| coresight-id = <0xa>; | |
| coresight-name = "coresight-funnel-apss0"; | |
| coresight-nr-inports = <0x8>; | |
| coresight-outports = <0x0>; | |
| coresight-child-list = <0x72>; | |
| coresight-child-ports = <0x0>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| linux,phandle = <0x73>; | |
| phandle = <0x73>; | |
| }; | |
| etm@619c000 { | |
| compatible = "arm,coresight-etmv4"; | |
| reg = <0x619c000 0x1000>; | |
| reg-names = "etm-base"; | |
| coresight-id = <0xb>; | |
| coresight-name = "coresight-etm0"; | |
| coresight-nr-inports = <0x0>; | |
| coresight-outports = <0x0>; | |
| coresight-child-list = <0x73>; | |
| coresight-child-ports = <0x0>; | |
| coresight-etm-cpu = <0x2>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| etm@619d000 { | |
| compatible = "arm,coresight-etmv4"; | |
| reg = <0x619d000 0x1000>; | |
| reg-names = "etm-base"; | |
| coresight-id = <0xc>; | |
| coresight-name = "coresight-etm1"; | |
| coresight-nr-inports = <0x0>; | |
| coresight-outports = <0x0>; | |
| coresight-child-list = <0x73>; | |
| coresight-child-ports = <0x1>; | |
| coresight-etm-cpu = <0x3>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| etm@619e000 { | |
| compatible = "arm,coresight-etmv4"; | |
| reg = <0x619e000 0x1000>; | |
| reg-names = "etm-base"; | |
| coresight-id = <0xd>; | |
| coresight-name = "coresight-etm2"; | |
| coresight-nr-inports = <0x0>; | |
| coresight-outports = <0x0>; | |
| coresight-child-list = <0x73>; | |
| coresight-child-ports = <0x2>; | |
| coresight-etm-cpu = <0x4>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| etm@619f000 { | |
| compatible = "arm,coresight-etmv4"; | |
| reg = <0x619f000 0x1000>; | |
| reg-names = "etm-base"; | |
| coresight-id = <0xe>; | |
| coresight-name = "coresight-etm3"; | |
| coresight-nr-inports = <0x0>; | |
| coresight-outports = <0x0>; | |
| coresight-child-list = <0x73>; | |
| coresight-child-ports = <0x3>; | |
| coresight-etm-cpu = <0x5>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| etm@61bc000 { | |
| compatible = "arm,coresight-etmv4"; | |
| reg = <0x61bc000 0x1000>; | |
| reg-names = "etm-base"; | |
| coresight-id = <0xf>; | |
| coresight-name = "coresight-etm4"; | |
| coresight-nr-inports = <0x0>; | |
| coresight-outports = <0x0>; | |
| coresight-child-list = <0x73>; | |
| coresight-child-ports = <0x4>; | |
| coresight-etm-cpu = <0x6>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| etm@61bd000 { | |
| compatible = "arm,coresight-etmv4"; | |
| reg = <0x61bd000 0x1000>; | |
| reg-names = "etm-base"; | |
| coresight-id = <0x10>; | |
| coresight-name = "coresight-etm5"; | |
| coresight-nr-inports = <0x0>; | |
| coresight-outports = <0x0>; | |
| coresight-child-list = <0x73>; | |
| coresight-child-ports = <0x5>; | |
| coresight-etm-cpu = <0x7>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| etm@61be000 { | |
| compatible = "arm,coresight-etmv4"; | |
| reg = <0x61be000 0x1000>; | |
| reg-names = "etm-base"; | |
| coresight-id = <0x11>; | |
| coresight-name = "coresight-etm6"; | |
| coresight-nr-inports = <0x0>; | |
| coresight-outports = <0x0>; | |
| coresight-child-list = <0x73>; | |
| coresight-child-ports = <0x6>; | |
| coresight-etm-cpu = <0x8>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| etm@61bf000 { | |
| compatible = "arm,coresight-etmv4"; | |
| reg = <0x61bf000 0x1000>; | |
| reg-names = "etm-base"; | |
| coresight-id = <0x12>; | |
| coresight-name = "coresight-etm7"; | |
| coresight-nr-inports = <0x0>; | |
| coresight-outports = <0x0>; | |
| coresight-child-list = <0x73>; | |
| coresight-child-ports = <0x7>; | |
| coresight-etm-cpu = <0x9>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| stm@6002000 { | |
| compatible = "arm,coresight-stm"; | |
| reg = <0x6002000 0x1000 0x9280000 0x180000>; | |
| reg-names = "stm-base", "stm-data-base"; | |
| coresight-id = <0x13>; | |
| coresight-name = "coresight-stm"; | |
| coresight-nr-inports = <0x0>; | |
| coresight-outports = <0x0>; | |
| coresight-child-list = <0x70>; | |
| coresight-child-ports = <0x7>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| cti@6010000 { | |
| compatible = "arm,coresight-cti"; | |
| reg = <0x6010000 0x1000>; | |
| reg-names = "cti-base"; | |
| coresight-id = <0x14>; | |
| coresight-name = "coresight-cti0"; | |
| coresight-nr-inports = <0x0>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| linux,phandle = <0x48>; | |
| phandle = <0x48>; | |
| }; | |
| cti@6011000 { | |
| compatible = "arm,coresight-cti"; | |
| reg = <0x6011000 0x1000>; | |
| reg-names = "cti-base"; | |
| coresight-id = <0x15>; | |
| coresight-name = "coresight-cti1"; | |
| coresight-nr-inports = <0x0>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| cti@6012000 { | |
| compatible = "arm,coresight-cti"; | |
| reg = <0x6012000 0x1000>; | |
| reg-names = "cti-base"; | |
| coresight-id = <0x16>; | |
| coresight-name = "coresight-cti2"; | |
| coresight-nr-inports = <0x0>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| cti@6013000 { | |
| compatible = "arm,coresight-cti"; | |
| reg = <0x6013000 0x1000>; | |
| reg-names = "cti-base"; | |
| coresight-id = <0x17>; | |
| coresight-name = "coresight-cti3"; | |
| coresight-nr-inports = <0x0>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| cti@6014000 { | |
| compatible = "arm,coresight-cti"; | |
| reg = <0x6014000 0x1000>; | |
| reg-names = "cti-base"; | |
| coresight-id = <0x18>; | |
| coresight-name = "coresight-cti4"; | |
| coresight-nr-inports = <0x0>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| cti@6015000 { | |
| compatible = "arm,coresight-cti"; | |
| reg = <0x6015000 0x1000>; | |
| reg-names = "cti-base"; | |
| coresight-id = <0x19>; | |
| coresight-name = "coresight-cti5"; | |
| coresight-nr-inports = <0x0>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| cti@6016000 { | |
| compatible = "arm,coresight-cti"; | |
| reg = <0x6016000 0x1000>; | |
| reg-names = "cti-base"; | |
| coresight-id = <0x1a>; | |
| coresight-name = "coresight-cti6"; | |
| coresight-nr-inports = <0x0>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| cti@6017000 { | |
| compatible = "arm,coresight-cti"; | |
| reg = <0x6017000 0x1000>; | |
| reg-names = "cti-base"; | |
| coresight-id = <0x1b>; | |
| coresight-name = "coresight-cti7"; | |
| coresight-nr-inports = <0x0>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| cti@6018000 { | |
| compatible = "arm,coresight-cti"; | |
| reg = <0x6018000 0x1000>; | |
| reg-names = "cti-base"; | |
| coresight-id = <0x1c>; | |
| coresight-name = "coresight-cti8"; | |
| coresight-nr-inports = <0x0>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| linux,phandle = <0x49>; | |
| phandle = <0x49>; | |
| }; | |
| cti@6019000 { | |
| compatible = "arm,coresight-cti"; | |
| reg = <0x6019000 0x1000>; | |
| reg-names = "cti-base"; | |
| coresight-id = <0x1d>; | |
| coresight-name = "coresight-cti9"; | |
| coresight-nr-inports = <0x0>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| cti@601a000 { | |
| compatible = "arm,coresight-cti"; | |
| reg = <0x601a000 0x1000>; | |
| reg-names = "cti-base"; | |
| coresight-id = <0x1e>; | |
| coresight-name = "coresight-cti10"; | |
| coresight-nr-inports = <0x0>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| cti@601b000 { | |
| compatible = "arm,coresight-cti"; | |
| reg = <0x601b000 0x1000>; | |
| reg-names = "cti-base"; | |
| coresight-id = <0x1f>; | |
| coresight-name = "coresight-cti11"; | |
| coresight-nr-inports = <0x0>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| cti@601c000 { | |
| compatible = "arm,coresight-cti"; | |
| reg = <0x601c000 0x1000>; | |
| reg-names = "cti-base"; | |
| coresight-id = <0x20>; | |
| coresight-name = "coresight-cti12"; | |
| coresight-nr-inports = <0x0>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| cti@601d000 { | |
| compatible = "arm,coresight-cti"; | |
| reg = <0x601d000 0x1000>; | |
| reg-names = "cti-base"; | |
| coresight-id = <0x21>; | |
| coresight-name = "coresight-cti13"; | |
| coresight-nr-inports = <0x0>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| cti@601e000 { | |
| compatible = "arm,coresight-cti"; | |
| reg = <0x601e000 0x1000>; | |
| reg-names = "cti-base"; | |
| coresight-id = <0x22>; | |
| coresight-name = "coresight-cti14"; | |
| coresight-nr-inports = <0x0>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| cti@601f000 { | |
| compatible = "arm,coresight-cti"; | |
| reg = <0x601f000 0x1000>; | |
| reg-names = "cti-base"; | |
| coresight-id = <0x23>; | |
| coresight-name = "coresight-cti15"; | |
| coresight-nr-inports = <0x0>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| cti@6198000 { | |
| compatible = "arm,coresight-cti"; | |
| reg = <0x6198000 0x1000>; | |
| reg-names = "cti-base"; | |
| coresight-id = <0x24>; | |
| coresight-name = "coresight-cti-cpu0"; | |
| coresight-nr-inports = <0x0>; | |
| coresight-cti-cpu = <0x2>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| cti@6199000 { | |
| compatible = "arm,coresight-cti"; | |
| reg = <0x6199000 0x1000>; | |
| reg-names = "cti-base"; | |
| coresight-id = <0x25>; | |
| coresight-name = "coresight-cti-cpu1"; | |
| coresight-nr-inports = <0x0>; | |
| coresight-cti-cpu = <0x3>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| cti@619a000 { | |
| compatible = "arm,coresight-cti"; | |
| reg = <0x619a000 0x1000>; | |
| reg-names = "cti-base"; | |
| coresight-id = <0x26>; | |
| coresight-name = "coresight-cti-cpu2"; | |
| coresight-nr-inports = <0x0>; | |
| coresight-cti-cpu = <0x4>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| cti@619b000 { | |
| compatible = "arm,coresight-cti"; | |
| reg = <0x619b000 0x1000>; | |
| reg-names = "cti-base"; | |
| coresight-id = <0x27>; | |
| coresight-name = "coresight-cti-cpu3"; | |
| coresight-nr-inports = <0x0>; | |
| coresight-cti-cpu = <0x5>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| cti@61b8000 { | |
| compatible = "arm,coresight-cti"; | |
| reg = <0x61b8000 0x1000>; | |
| reg-names = "cti-base"; | |
| coresight-id = <0x28>; | |
| coresight-name = "coresight-cti-cpu4"; | |
| coresight-nr-inports = <0x0>; | |
| coresight-cti-cpu = <0x6>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| cti@61b9000 { | |
| compatible = "arm,coresight-cti"; | |
| reg = <0x61b9000 0x1000>; | |
| reg-names = "cti-base"; | |
| coresight-id = <0x29>; | |
| coresight-name = "coresight-cti-cpu5"; | |
| coresight-nr-inports = <0x0>; | |
| coresight-cti-cpu = <0x7>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| cti@61ba000 { | |
| compatible = "arm,coresight-cti"; | |
| reg = <0x61ba000 0x1000>; | |
| reg-names = "cti-base"; | |
| coresight-id = <0x2a>; | |
| coresight-name = "coresight-cti-cpu6"; | |
| coresight-nr-inports = <0x0>; | |
| coresight-cti-cpu = <0x8>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| cti@61bb000 { | |
| compatible = "arm,coresight-cti"; | |
| reg = <0x61bb000 0x1000>; | |
| reg-names = "cti-base"; | |
| coresight-id = <0x2b>; | |
| coresight-name = "coresight-cti-cpu7"; | |
| coresight-nr-inports = <0x0>; | |
| coresight-cti-cpu = <0x9>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| cti@6128000 { | |
| compatible = "arm,coresight-cti"; | |
| reg = <0x6128000 0x1000>; | |
| reg-names = "cti-base"; | |
| coresight-id = <0x2c>; | |
| coresight-name = "coresight-cti-modem-cpu0"; | |
| coresight-nr-inports = <0x0>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| cti@6124000 { | |
| compatible = "arm,coresight-cti"; | |
| reg = <0x6124000 0x1000>; | |
| reg-names = "cti-base"; | |
| coresight-id = <0x2d>; | |
| coresight-name = "coresight-cti-modem-cpu1"; | |
| coresight-nr-inports = <0x0>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| cti@6134000 { | |
| compatible = "arm,coresight-cti"; | |
| reg = <0x6134000 0x1000>; | |
| reg-names = "cti-base"; | |
| coresight-id = <0x2e>; | |
| coresight-name = "coresight-cti-video-cpu0"; | |
| coresight-nr-inports = <0x0>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| cti@6139000 { | |
| compatible = "arm,coresight-cti"; | |
| reg = <0x6139000 0x1000>; | |
| reg-names = "cti-base"; | |
| coresight-id = <0x2f>; | |
| coresight-name = "coresight-cti-wcn-cpu0"; | |
| coresight-nr-inports = <0x0>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| cti@613c000 { | |
| compatible = "arm,coresight-cti"; | |
| reg = <0x613c000 0x1000>; | |
| reg-names = "cti-base"; | |
| coresight-id = <0x30>; | |
| coresight-name = "coresight-cti-audio-cpu0"; | |
| coresight-nr-inports = <0x0>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| cti@610c000 { | |
| compatible = "arm,coresight-cti"; | |
| reg = <0x610c000 0x1000>; | |
| reg-names = "cti-base"; | |
| coresight-id = <0x31>; | |
| coresight-name = "coresight-cti-rpm-cpu0"; | |
| coresight-nr-inports = <0x0>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| wcn_etm0 { | |
| compatible = "qcom,coresight-remote-etm"; | |
| coresight-id = <0x32>; | |
| coresight-name = "coresight-wcn-etm0"; | |
| coresight-nr-inports = <0x0>; | |
| coresight-outports = <0x0>; | |
| coresight-child-list = <0x3c>; | |
| coresight-child-ports = <0x0>; | |
| qcom,inst-id = <0x3>; | |
| }; | |
| rpm_etm0 { | |
| compatible = "qcom,coresight-remote-etm"; | |
| coresight-id = <0x33>; | |
| coresight-name = "coresight-rpm-etm0"; | |
| coresight-nr-inports = <0x0>; | |
| coresight-outports = <0x0>; | |
| coresight-child-list = <0x74>; | |
| coresight-child-ports = <0x0>; | |
| qcom,inst-id = <0x4>; | |
| }; | |
| audio_etm0 { | |
| compatible = "qcom,coresight-remote-etm"; | |
| coresight-id = <0x34>; | |
| coresight-name = "coresight-audio-etm0"; | |
| coresight-nr-inports = <0x0>; | |
| coresight-outports = <0x0>; | |
| coresight-child-list = <0x3c>; | |
| coresight-child-ports = <0x5>; | |
| qcom,inst-id = <0x5>; | |
| }; | |
| modem_etm0 { | |
| compatible = "qcom,coresight-remote-etm"; | |
| coresight-id = <0x35>; | |
| coresight-name = "coresight-modem-etm0"; | |
| coresight-nr-inports = <0x0>; | |
| coresight-outports = <0x0>; | |
| coresight-child-list = <0x71>; | |
| coresight-child-ports = <0x2>; | |
| qcom,inst-id = <0xb>; | |
| }; | |
| modem_etm1 { | |
| compatible = "qcom,coresight-remote-etm"; | |
| coresight-id = <0x36>; | |
| coresight-name = "coresight-modem-etm1"; | |
| coresight-nr-inports = <0x0>; | |
| coresight-outports = <0x0>; | |
| coresight-child-list = <0x71>; | |
| coresight-child-ports = <0x1>; | |
| qcom,inst-id = <0x2>; | |
| }; | |
| csr@6001000 { | |
| compatible = "qcom,coresight-csr"; | |
| reg = <0x6001000 0x1000>; | |
| reg-names = "csr-base"; | |
| coresight-id = <0x37>; | |
| coresight-name = "coresight-csr"; | |
| coresight-nr-inports = <0x0>; | |
| qcom,blk-size = <0x1>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| dbgui@6108000 { | |
| compatible = "qcom,coresight-dbgui"; | |
| reg = <0x6108000 0x1000>; | |
| reg-names = "dbgui-base"; | |
| coresight-id = <0x38>; | |
| coresight-name = "coresight-dbgui"; | |
| coresight-nr-inports = <0x0>; | |
| coresight-outports = <0x0>; | |
| coresight-child-list = <0x74>; | |
| coresight-child-ports = <0x2>; | |
| qcom,dbgui-addr-offset = <0x30>; | |
| qcom,dbgui-data-offset = <0x130>; | |
| qcom,dbgui-size = <0x40>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| tpda@6003000 { | |
| compatible = "qcom,coresight-tpda"; | |
| reg = <0x6003000 0x1000>; | |
| reg-names = "tpda-base"; | |
| coresight-id = <0x39>; | |
| coresight-name = "coresight-tpda"; | |
| coresight-nr-inports = <0x2>; | |
| coresight-outports = <0x0>; | |
| coresight-child-list = <0x70>; | |
| coresight-child-ports = <0x6>; | |
| qcom,tpda-atid = <0x40>; | |
| qcom,cmb-elem-size = <0x0 0x20>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| linux,phandle = <0x75>; | |
| phandle = <0x75>; | |
| }; | |
| tpdm@6110000 { | |
| compatible = "qcom,coresight-tpdm"; | |
| reg = <0x6110000 0x1000>; | |
| reg-names = "tpdm-base"; | |
| coresight-id = <0x3a>; | |
| coresight-name = "coresight-tpdm-dcc"; | |
| coresight-nr-inports = <0x1>; | |
| coresight-outports = <0x0>; | |
| coresight-child-list = <0x75>; | |
| coresight-child-ports = <0x0>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| hwevent@6101000 { | |
| compatible = "qcom,coresight-hwevent"; | |
| reg = <0x6101000 0x148 0x6101fb0 0x4 0x6121000 0x148 0x6121fb0 0x4 0x6131000 0x148 0x6131fb0 0x4 0x7105010 0x4 0x7885010 0x4>; | |
| reg-names = "center-wrapper-mux", "center-wrapper-lockaccess", "right-wrapper-mux", "right-wrapper-lockaccess", "mm-wrapper-mux", "mm-wrapper-lockaccess", "usbbam-mux", "blsp-mux"; | |
| coresight-id = <0x3b>; | |
| coresight-name = "coresight-hwevent"; | |
| coresight-nr-inports = <0x0>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| fuse@a601c { | |
| compatible = "arm,coresight-fuse-v2"; | |
| reg = <0xa601c 0x8 0xa6004 0x4 0xa600c 0x4>; | |
| reg-names = "fuse-base", "nidnt-fuse-base", "qpdi-fuse-base"; | |
| coresight-id = <0x3c>; | |
| coresight-name = "coresight-fuse"; | |
| coresight-nr-inports = <0x0>; | |
| }; | |
| qpdi@1941000 { | |
| compatible = "qcom,coresight-qpdi"; | |
| reg = <0x1941000 0x4>; | |
| reg-names = "qpdi-base"; | |
| coresight-id = <0x3d>; | |
| coresight-name = "coresight-qpdi"; | |
| coresight-nr-inports = <0x0>; | |
| vdd-supply = <0x6a>; | |
| qcom,vdd-voltage-level = <0x2d0370 0x2d0370>; | |
| qcom,vdd-current-level = <0x3a98 0x61a80>; | |
| vdd-io-supply = <0x6b>; | |
| qcom,vdd-io-voltage-level = <0x2d0370 0x2d0370>; | |
| qcom,vdd-io-current-level = <0xc8 0xc350>; | |
| }; | |
| ad-hoc-bus@580000 { | |
| compatible = "qcom,msm-bus-device"; | |
| reg = <0x580000 0x16080 0x580000 0x16080 0x400000 0x5a000 0x500000 0x12080>; | |
| reg-names = "snoc-base", "snoc-mm-base", "bimc-base", "pcnoc-base"; | |
| fab-bimc { | |
| cell-id = <0x0>; | |
| label = "fab-bimc"; | |
| qcom,fab-dev; | |
| qcom,base-name = "bimc-base"; | |
| qcom,bus-type = <0x2>; | |
| qcom,util-fact = <0x99>; | |
| clock-names = "bus_clk", "bus_a_clk"; | |
| clocks = <0x37 0xd212feea 0x37 0x71d1a499>; | |
| coresight-id = <0xcb>; | |
| coresight-name = "coresight-bimc"; | |
| coresight-nr-inports = <0x0>; | |
| coresight-outports = <0x0>; | |
| coresight-child-list = <0x70>; | |
| coresight-child-ports = <0x2>; | |
| linux,phandle = <0x78>; | |
| phandle = <0x78>; | |
| }; | |
| fab-pcnoc { | |
| cell-id = <0x1000>; | |
| label = "fab-pcnoc"; | |
| qcom,fab-dev; | |
| qcom,base-name = "pcnoc-base"; | |
| qcom,base-offset = <0x7000>; | |
| qcom,qos-off = <0x1000>; | |
| qcom,bus-type = <0x1>; | |
| clock-names = "bus_clk", "bus_a_clk"; | |
| clocks = <0x37 0x2b53b688 0x37 0x9753a54f>; | |
| coresight-id = <0xc9>; | |
| coresight-name = "coresight-pcnoc"; | |
| coresight-nr-inports = <0x0>; | |
| coresight-outports = <0x0>; | |
| coresight-child-list = <0x74>; | |
| coresight-child-ports = <0x3>; | |
| linux,phandle = <0x7a>; | |
| phandle = <0x7a>; | |
| qcom,node-qos-clks { | |
| clock-names = "pcnoc-usb3-axi-no-rate"; | |
| clocks = <0x37 0xf7f4b314>; | |
| }; | |
| }; | |
| fab-snoc { | |
| cell-id = <0x400>; | |
| label = "fab-snoc"; | |
| qcom,fab-dev; | |
| qcom,base-name = "snoc-base"; | |
| qcom,base-offset = <0x7000>; | |
| qcom,qos-off = <0x1000>; | |
| qcom,bus-type = <0x1>; | |
| clock-names = "bus_clk", "bus_a_clk"; | |
| clocks = <0x37 0xe6900bb6 0x37 0x5d4683bd>; | |
| coresight-id = <0xc8>; | |
| coresight-name = "coresight-snoc"; | |
| coresight-nr-inports = <0x0>; | |
| coresight-outports = <0x0>; | |
| coresight-child-list = <0x74>; | |
| coresight-child-ports = <0x4>; | |
| linux,phandle = <0x7f>; | |
| phandle = <0x7f>; | |
| }; | |
| fab-snoc-mm { | |
| cell-id = <0x800>; | |
| label = "fab-snoc-mm"; | |
| qcom,fab-dev; | |
| qcom,base-name = "snoc-mm-base"; | |
| qcom,base-offset = <0x7000>; | |
| qcom,qos-off = <0x1000>; | |
| qcom,bus-type = <0x1>; | |
| qcom,util-fact = <0x99>; | |
| clock-names = "bus_clk", "bus_a_clk"; | |
| clocks = <0x37 0xd61e5721 0x37 0x50600f1b>; | |
| linux,phandle = <0x84>; | |
| phandle = <0x84>; | |
| }; | |
| mas-apps-proc { | |
| cell-id = <0x1>; | |
| label = "mas-apps-proc"; | |
| qcom,buswidth = <0x8>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,ap-owned; | |
| qcom,qport = <0x0>; | |
| qcom,qos-mode = "fixed"; | |
| qcom,connections = <0x76 0x77>; | |
| qcom,prio-lvl = <0x0>; | |
| qcom,prio-rd = <0x0>; | |
| qcom,prio-wr = <0x0>; | |
| qcom,bus-dev = <0x78>; | |
| qcom,mas-rpm-id = <0x0>; | |
| }; | |
| mas-oxili { | |
| cell-id = <0x1a>; | |
| label = "mas-oxili"; | |
| qcom,buswidth = <0x8>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,ap-owned; | |
| qcom,qport = <0x2>; | |
| qcom,qos-mode = "fixed"; | |
| qcom,connections = <0x76 0x77>; | |
| qcom,prio-lvl = <0x0>; | |
| qcom,prio-rd = <0x0>; | |
| qcom,prio-wr = <0x0>; | |
| qcom,bus-dev = <0x78>; | |
| qcom,mas-rpm-id = <0x6>; | |
| }; | |
| mas-snoc-bimc-0 { | |
| cell-id = <0x2717>; | |
| label = "mas-snoc-bimc-0"; | |
| qcom,buswidth = <0x8>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,ap-owned; | |
| qcom,qport = <0x3>; | |
| qcom,qos-mode = "bypass"; | |
| qcom,connections = <0x76 0x77>; | |
| qcom,bus-dev = <0x78>; | |
| qcom,mas-rpm-id = <0x3>; | |
| linux,phandle = <0xaf>; | |
| phandle = <0xaf>; | |
| }; | |
| mas-snoc-bimc-2 { | |
| cell-id = <0x273d>; | |
| label = "mas-snoc-bimc-2"; | |
| qcom,buswidth = <0x8>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,ap-owned; | |
| qcom,qport = <0x4>; | |
| qcom,qos-mode = "bypass"; | |
| qcom,connections = <0x76 0x77>; | |
| qcom,bus-dev = <0x78>; | |
| qcom,mas-rpm-id = <0x6c>; | |
| linux,phandle = <0xb1>; | |
| phandle = <0xb1>; | |
| }; | |
| mas-snoc-bimc-1 { | |
| cell-id = <0x2718>; | |
| label = "mas-snoc-bimc-1"; | |
| qcom,buswidth = <0x8>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,qport = <0x5>; | |
| qcom,qos-mode = "bypass"; | |
| qcom,connections = <0x76>; | |
| qcom,bus-dev = <0x78>; | |
| qcom,mas-rpm-id = <0x4c>; | |
| linux,phandle = <0xb0>; | |
| phandle = <0xb0>; | |
| }; | |
| mas-tcu-0 { | |
| cell-id = <0x68>; | |
| label = "mas-tcu-0"; | |
| qcom,buswidth = <0x8>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,ap-owned; | |
| qcom,qport = <0x6>; | |
| qcom,qos-mode = "fixed"; | |
| qcom,connections = <0x76 0x77>; | |
| qcom,prio-lvl = <0x2>; | |
| qcom,prio-rd = <0x2>; | |
| qcom,bus-dev = <0x78>; | |
| qcom,mas-rpm-id = <0x66>; | |
| }; | |
| mas-spdm { | |
| cell-id = <0x24>; | |
| label = "mas-spdm"; | |
| qcom,buswidth = <0x4>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,ap-owned; | |
| qcom,connections = <0x79>; | |
| qcom,bus-dev = <0x7a>; | |
| qcom,mas-rpm-id = <0x32>; | |
| }; | |
| mas-blsp-1 { | |
| cell-id = <0x56>; | |
| label = "mas-blsp-1"; | |
| qcom,buswidth = <0x4>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,connections = <0x7b>; | |
| qcom,bus-dev = <0x7a>; | |
| qcom,mas-rpm-id = <0x29>; | |
| }; | |
| mas-blsp-2 { | |
| cell-id = <0x54>; | |
| label = "mas-blsp-2"; | |
| qcom,buswidth = <0x4>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,connections = <0x7b>; | |
| qcom,bus-dev = <0x7a>; | |
| qcom,mas-rpm-id = <0x27>; | |
| }; | |
| mas-usb3 { | |
| cell-id = <0x3d>; | |
| label = "mas-usb3"; | |
| qcom,buswidth = <0x8>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,ap-owned; | |
| qcom,qport = <0xb>; | |
| qcom,qos-mode = "fixed"; | |
| qcom,connections = <0x7c>; | |
| qcom,prio1 = <0x1>; | |
| qcom,prio0 = <0x1>; | |
| qcom,bus-dev = <0x7a>; | |
| qcom,mas-rpm-id = <0x20>; | |
| }; | |
| mas-crypto { | |
| cell-id = <0x37>; | |
| label = "mas-crypto"; | |
| qcom,buswidth = <0x8>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,ap-owned; | |
| qcom,qport = <0x0>; | |
| qcom,qos-mode = "fixed"; | |
| qcom,connections = <0x7c>; | |
| qcom,prio1 = <0x1>; | |
| qcom,prio0 = <0x1>; | |
| qcom,bus-dev = <0x7a>; | |
| qcom,mas-rpm-id = <0x17>; | |
| }; | |
| mas-sdcc-1 { | |
| cell-id = <0x4e>; | |
| label = "mas-sdcc-1"; | |
| qcom,buswidth = <0x8>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,qport = <0x7>; | |
| qcom,qos-mode = "fixed"; | |
| qcom,connections = <0x7c>; | |
| qcom,bus-dev = <0x7a>; | |
| qcom,mas-rpm-id = <0x21>; | |
| }; | |
| mas-sdcc-2 { | |
| cell-id = <0x51>; | |
| label = "mas-sdcc-2"; | |
| qcom,buswidth = <0x8>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,qport = <0x8>; | |
| qcom,qos-mode = "fixed"; | |
| qcom,connections = <0x7c>; | |
| qcom,bus-dev = <0x7a>; | |
| qcom,mas-rpm-id = <0x23>; | |
| }; | |
| mas-snoc-pcnoc { | |
| cell-id = <0x2739>; | |
| label = "mas-snoc-pcnoc"; | |
| qcom,buswidth = <0x8>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,qport = <0x9>; | |
| qcom,qos-mode = "fixed"; | |
| qcom,connections = <0x7d>; | |
| qcom,bus-dev = <0x7a>; | |
| qcom,mas-rpm-id = <0x4d>; | |
| linux,phandle = <0xb2>; | |
| phandle = <0xb2>; | |
| }; | |
| mas-qdss-bam { | |
| cell-id = <0x35>; | |
| label = "mas-qdss-bam"; | |
| qcom,buswidth = <0x4>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,ap-owned; | |
| qcom,qport = <0xb>; | |
| qcom,qos-mode = "fixed"; | |
| qcom,connections = <0x7e>; | |
| qcom,prio1 = <0x1>; | |
| qcom,prio0 = <0x1>; | |
| qcom,bus-dev = <0x7f>; | |
| qcom,mas-rpm-id = <0x13>; | |
| }; | |
| mas-bimc-snoc { | |
| cell-id = <0x2720>; | |
| label = "mas-bimc-snoc"; | |
| qcom,buswidth = <0x8>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,connections = <0x80 0x81 0x82>; | |
| qcom,bus-dev = <0x7f>; | |
| qcom,mas-rpm-id = <0x15>; | |
| linux,phandle = <0xad>; | |
| phandle = <0xad>; | |
| }; | |
| mas-jpeg { | |
| cell-id = <0x3e>; | |
| label = "mas-jpeg"; | |
| qcom,buswidth = <0x10>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,ap-owned; | |
| qcom,qport = <0x6>; | |
| qcom,qos-mode = "bypass"; | |
| qcom,connections = <0x83>; | |
| qcom,bus-dev = <0x84>; | |
| qcom,mas-rpm-id = <0x7>; | |
| }; | |
| mas-mdp { | |
| cell-id = <0x16>; | |
| label = "mas-mdp"; | |
| qcom,buswidth = <0x10>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,ap-owned; | |
| qcom,qport = <0x7>; | |
| qcom,qos-mode = "bypass"; | |
| qcom,connections = <0x85>; | |
| qcom,bus-dev = <0x84>; | |
| qcom,mas-rpm-id = <0x8>; | |
| }; | |
| mas-pcnoc-snoc { | |
| cell-id = <0x271a>; | |
| label = "mas-pcnoc-snoc"; | |
| qcom,buswidth = <0x8>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,qport = <0x5>; | |
| qcom,qos-mode = "fixed"; | |
| qcom,connections = <0x80 0x81 0x86>; | |
| qcom,bus-dev = <0x7f>; | |
| qcom,mas-rpm-id = <0x1d>; | |
| qcom,blacklist = <0x87>; | |
| linux,phandle = <0xae>; | |
| phandle = <0xae>; | |
| }; | |
| mas-venus { | |
| cell-id = <0x3f>; | |
| label = "mas-venus"; | |
| qcom,buswidth = <0x10>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,ap-owned; | |
| qcom,qport = <0x8>; | |
| qcom,qos-mode = "bypass"; | |
| qcom,connections = <0x83>; | |
| qcom,bus-dev = <0x84>; | |
| qcom,mas-rpm-id = <0x9>; | |
| }; | |
| mas-vfe0 { | |
| cell-id = <0x1d>; | |
| label = "mas-vfe0"; | |
| qcom,buswidth = <0x10>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,ap-owned; | |
| qcom,qport = <0x9>; | |
| qcom,qos-mode = "bypass"; | |
| qcom,connections = <0x85>; | |
| qcom,bus-dev = <0x84>; | |
| qcom,mas-rpm-id = <0xb>; | |
| }; | |
| mas-vfe1 { | |
| cell-id = <0x6d>; | |
| label = "mas-vfe1"; | |
| qcom,buswidth = <0x10>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,ap-owned; | |
| qcom,qport = <0xd>; | |
| qcom,qos-mode = "bypass"; | |
| qcom,connections = <0x85>; | |
| qcom,bus-dev = <0x84>; | |
| qcom,mas-rpm-id = <0x85>; | |
| }; | |
| mas-cpp { | |
| cell-id = <0x6a>; | |
| label = "mas-cpp"; | |
| qcom,buswidth = <0x10>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,ap-owned; | |
| qcom,qport = <0xc>; | |
| qcom,qos-mode = "bypass"; | |
| qcom,connections = <0x83>; | |
| qcom,bus-dev = <0x84>; | |
| qcom,mas-rpm-id = <0x73>; | |
| }; | |
| mas-ipa { | |
| cell-id = <0x5a>; | |
| label = "mas-ipa"; | |
| qcom,buswidth = <0x8>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,ap-owned; | |
| qcom,qport = <0xe>; | |
| qcom,qos-mode = "fixed"; | |
| qcom,connections = <0x80 0x81 0x86>; | |
| qcom,prio1 = <0x0>; | |
| qcom,prio0 = <0x0>; | |
| qcom,bus-dev = <0x7f>; | |
| qcom,mas-rpm-id = <0x3b>; | |
| }; | |
| mas-qdss-etr { | |
| cell-id = <0x3c>; | |
| label = "mas-qdss-etr"; | |
| qcom,buswidth = <0x8>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,ap-owned; | |
| qcom,qport = <0xa>; | |
| qcom,qos-mode = "fixed"; | |
| qcom,connections = <0x7e>; | |
| qcom,prio1 = <0x1>; | |
| qcom,prio0 = <0x1>; | |
| qcom,bus-dev = <0x7f>; | |
| qcom,mas-rpm-id = <0x1f>; | |
| }; | |
| pcnoc-m-0 { | |
| cell-id = <0x271e>; | |
| label = "pcnoc-m-0"; | |
| qcom,buswidth = <0x4>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,ap-owned; | |
| qcom,qport = <0x5>; | |
| qcom,qos-mode = "fixed"; | |
| qcom,connections = <0x7c>; | |
| qcom,prio1 = <0x1>; | |
| qcom,prio0 = <0x1>; | |
| qcom,bus-dev = <0x7a>; | |
| qcom,mas-rpm-id = <0x57>; | |
| qcom,slv-rpm-id = <0x74>; | |
| linux,phandle = <0x79>; | |
| phandle = <0x79>; | |
| }; | |
| pcnoc-m-1 { | |
| cell-id = <0x271f>; | |
| label = "pcnoc-m-1"; | |
| qcom,buswidth = <0x4>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,qport = <0x6>; | |
| qcom,qos-mode = "fixed"; | |
| qcom,connections = <0x7c>; | |
| qcom,bus-dev = <0x7a>; | |
| qcom,mas-rpm-id = <0x58>; | |
| qcom,slv-rpm-id = <0x75>; | |
| linux,phandle = <0x7b>; | |
| phandle = <0x7b>; | |
| }; | |
| pcnoc-int-1 { | |
| cell-id = <0x271d>; | |
| label = "pcnoc-int-1"; | |
| qcom,buswidth = <0x8>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,connections = <0x7d 0x88>; | |
| qcom,bus-dev = <0x7a>; | |
| qcom,mas-rpm-id = <0x56>; | |
| qcom,slv-rpm-id = <0x73>; | |
| linux,phandle = <0x7c>; | |
| phandle = <0x7c>; | |
| }; | |
| pcnoc-int-2 { | |
| cell-id = <0x2741>; | |
| label = "pcnoc-int-2"; | |
| qcom,buswidth = <0x8>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,connections = <0x89 0x8a 0x8b 0x8c 0x8d 0x8e 0x8f 0x90 0x91 0x92 0x93>; | |
| qcom,bus-dev = <0x7a>; | |
| qcom,mas-rpm-id = <0x7c>; | |
| qcom,slv-rpm-id = <0xb8>; | |
| linux,phandle = <0x7d>; | |
| phandle = <0x7d>; | |
| }; | |
| pcnoc-s-0 { | |
| cell-id = <0x2722>; | |
| label = "pcnoc-s-0"; | |
| qcom,buswidth = <0x4>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,connections = <0x94 0x95>; | |
| qcom,bus-dev = <0x7a>; | |
| qcom,mas-rpm-id = <0x59>; | |
| qcom,slv-rpm-id = <0x76>; | |
| linux,phandle = <0x8b>; | |
| phandle = <0x8b>; | |
| }; | |
| pcnoc-s-1 { | |
| cell-id = <0x2723>; | |
| label = "pcnoc-s-1"; | |
| qcom,buswidth = <0x4>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,connections = <0x96>; | |
| qcom,bus-dev = <0x7a>; | |
| qcom,mas-rpm-id = <0x5a>; | |
| qcom,slv-rpm-id = <0x77>; | |
| linux,phandle = <0x89>; | |
| phandle = <0x89>; | |
| }; | |
| pcnoc-s-2 { | |
| cell-id = <0x2724>; | |
| label = "pcnoc-s-2"; | |
| qcom,buswidth = <0x4>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,connections = <0x97>; | |
| qcom,bus-dev = <0x7a>; | |
| qcom,mas-rpm-id = <0x5b>; | |
| qcom,slv-rpm-id = <0x78>; | |
| linux,phandle = <0x8a>; | |
| phandle = <0x8a>; | |
| }; | |
| pcnoc-s-3 { | |
| cell-id = <0x2725>; | |
| label = "pcnoc-s-3"; | |
| qcom,buswidth = <0x4>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,connections = <0x98 0x99 0x9a 0x9b 0x9c>; | |
| qcom,bus-dev = <0x7a>; | |
| qcom,mas-rpm-id = <0x5c>; | |
| qcom,slv-rpm-id = <0x79>; | |
| linux,phandle = <0x93>; | |
| phandle = <0x93>; | |
| }; | |
| pcnoc-s-4 { | |
| cell-id = <0x2726>; | |
| label = "pcnoc-s-4"; | |
| qcom,buswidth = <0x4>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,ap-owned; | |
| qcom,connections = <0x9d 0x9e 0x9f>; | |
| qcom,bus-dev = <0x7a>; | |
| qcom,mas-rpm-id = <0x5d>; | |
| qcom,slv-rpm-id = <0x7a>; | |
| linux,phandle = <0x8c>; | |
| phandle = <0x8c>; | |
| }; | |
| pcnoc-s-6 { | |
| cell-id = <0x2d1>; | |
| label = "pcnoc-s-6"; | |
| qcom,buswidth = <0x4>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,connections = <0xa0 0xa1 0xa2>; | |
| qcom,bus-dev = <0x7a>; | |
| qcom,mas-rpm-id = <0x5e>; | |
| qcom,slv-rpm-id = <0x7b>; | |
| linux,phandle = <0x8d>; | |
| phandle = <0x8d>; | |
| }; | |
| pcnoc-s-7 { | |
| cell-id = <0x2740>; | |
| label = "pcnoc-s-7"; | |
| qcom,buswidth = <0x4>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,connections = <0xa3>; | |
| qcom,bus-dev = <0x7a>; | |
| qcom,mas-rpm-id = <0x5f>; | |
| qcom,slv-rpm-id = <0x7c>; | |
| linux,phandle = <0x8e>; | |
| phandle = <0x8e>; | |
| }; | |
| pcnoc-s-8 { | |
| cell-id = <0x2727>; | |
| label = "pcnoc-s-8"; | |
| qcom,buswidth = <0x4>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,ap-owned; | |
| qcom,connections = <0xa4>; | |
| qcom,bus-dev = <0x7a>; | |
| qcom,mas-rpm-id = <0x60>; | |
| qcom,slv-rpm-id = <0x7d>; | |
| linux,phandle = <0x8f>; | |
| phandle = <0x8f>; | |
| }; | |
| pcnoc-s-9 { | |
| cell-id = <0x2728>; | |
| label = "pcnoc-s-9"; | |
| qcom,buswidth = <0x4>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,ap-owned; | |
| qcom,connections = <0xa5>; | |
| qcom,bus-dev = <0x7a>; | |
| qcom,mas-rpm-id = <0x61>; | |
| qcom,slv-rpm-id = <0x7e>; | |
| linux,phandle = <0x90>; | |
| phandle = <0x90>; | |
| }; | |
| qdss-int { | |
| cell-id = <0x2719>; | |
| label = "qdss-int"; | |
| qcom,buswidth = <0x8>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,ap-owned; | |
| qcom,connections = <0x81 0x86>; | |
| qcom,bus-dev = <0x7f>; | |
| qcom,mas-rpm-id = <0x62>; | |
| qcom,slv-rpm-id = <0x80>; | |
| linux,phandle = <0x7e>; | |
| phandle = <0x7e>; | |
| }; | |
| snoc-int-0 { | |
| cell-id = <0x2714>; | |
| label = "snoc-int-0"; | |
| qcom,buswidth = <0x8>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,ap-owned; | |
| qcom,connections = <0xa6 0xa7 0xa8>; | |
| qcom,bus-dev = <0x7f>; | |
| qcom,mas-rpm-id = <0x63>; | |
| qcom,slv-rpm-id = <0x82>; | |
| linux,phandle = <0x80>; | |
| phandle = <0x80>; | |
| }; | |
| snoc-int-1 { | |
| cell-id = <0x2715>; | |
| label = "snoc-int-1"; | |
| qcom,buswidth = <0x8>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,connections = <0xa9 0xaa 0x87>; | |
| qcom,bus-dev = <0x7f>; | |
| qcom,mas-rpm-id = <0x64>; | |
| qcom,slv-rpm-id = <0x83>; | |
| linux,phandle = <0x81>; | |
| phandle = <0x81>; | |
| }; | |
| snoc-int-2 { | |
| cell-id = <0x2752>; | |
| label = "snoc-int-2"; | |
| qcom,buswidth = <0x8>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,ap-owned; | |
| qcom,connections = <0xab 0xac>; | |
| qcom,bus-dev = <0x7f>; | |
| qcom,mas-rpm-id = <0x86>; | |
| qcom,slv-rpm-id = <0xc5>; | |
| linux,phandle = <0x82>; | |
| phandle = <0x82>; | |
| }; | |
| slv-ebi { | |
| cell-id = <0x200>; | |
| label = "slv-ebi"; | |
| qcom,buswidth = <0x8>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,bus-dev = <0x78>; | |
| qcom,slv-rpm-id = <0x0>; | |
| linux,phandle = <0x76>; | |
| phandle = <0x76>; | |
| }; | |
| slv-bimc-snoc { | |
| cell-id = <0x2721>; | |
| label = "slv-bimc-snoc"; | |
| qcom,buswidth = <0x8>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,bus-dev = <0x78>; | |
| qcom,connections = <0xad>; | |
| qcom,slv-rpm-id = <0x2>; | |
| linux,phandle = <0x77>; | |
| phandle = <0x77>; | |
| }; | |
| slv-spdm { | |
| cell-id = <0x279>; | |
| label = "slv-spdm"; | |
| qcom,buswidth = <0x4>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,ap-owned; | |
| qcom,bus-dev = <0x7a>; | |
| qcom,slv-rpm-id = <0x3c>; | |
| linux,phandle = <0x95>; | |
| phandle = <0x95>; | |
| }; | |
| slv-pdm { | |
| cell-id = <0x267>; | |
| label = "slv-pdm"; | |
| qcom,buswidth = <0x4>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,bus-dev = <0x7a>; | |
| qcom,slv-rpm-id = <0x29>; | |
| linux,phandle = <0x94>; | |
| phandle = <0x94>; | |
| }; | |
| slv-tcsr { | |
| cell-id = <0x26f>; | |
| label = "slv-tcsr"; | |
| qcom,buswidth = <0x4>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,bus-dev = <0x7a>; | |
| qcom,slv-rpm-id = <0x32>; | |
| linux,phandle = <0x96>; | |
| phandle = <0x96>; | |
| }; | |
| slv-snoc-cfg { | |
| cell-id = <0x282>; | |
| label = "slv-snoc-cfg"; | |
| qcom,buswidth = <0x4>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,bus-dev = <0x7a>; | |
| qcom,slv-rpm-id = <0x46>; | |
| linux,phandle = <0x97>; | |
| phandle = <0x97>; | |
| }; | |
| slv-tlmm { | |
| cell-id = <0x270>; | |
| label = "slv-tlmm"; | |
| qcom,buswidth = <0x4>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,bus-dev = <0x7a>; | |
| qcom,slv-rpm-id = <0x33>; | |
| linux,phandle = <0x98>; | |
| phandle = <0x98>; | |
| }; | |
| slv-message-ram { | |
| cell-id = <0x274>; | |
| label = "slv-message-ram"; | |
| qcom,buswidth = <0x4>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,bus-dev = <0x7a>; | |
| qcom,slv-rpm-id = <0x37>; | |
| linux,phandle = <0x9c>; | |
| phandle = <0x9c>; | |
| }; | |
| slv-blsp-1 { | |
| cell-id = <0x265>; | |
| label = "slv-blsp-1"; | |
| qcom,buswidth = <0x4>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,bus-dev = <0x7a>; | |
| qcom,slv-rpm-id = <0x27>; | |
| linux,phandle = <0x9a>; | |
| phandle = <0x9a>; | |
| }; | |
| slv-blsp-2 { | |
| cell-id = <0x263>; | |
| label = "slv-blsp-2"; | |
| qcom,buswidth = <0x4>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,bus-dev = <0x7a>; | |
| qcom,slv-rpm-id = <0x25>; | |
| linux,phandle = <0x9b>; | |
| phandle = <0x9b>; | |
| }; | |
| slv-prng { | |
| cell-id = <0x26a>; | |
| label = "slv-prng"; | |
| qcom,buswidth = <0x4>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,bus-dev = <0x7a>; | |
| qcom,slv-rpm-id = <0x2c>; | |
| linux,phandle = <0x99>; | |
| phandle = <0x99>; | |
| }; | |
| slv-camera-ss-cfg { | |
| cell-id = <0x24d>; | |
| label = "slv-camera-ss-cfg"; | |
| qcom,buswidth = <0x4>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,ap-owned; | |
| qcom,bus-dev = <0x7a>; | |
| qcom,slv-rpm-id = <0x3>; | |
| linux,phandle = <0x9d>; | |
| phandle = <0x9d>; | |
| }; | |
| slv-disp-ss-cfg { | |
| cell-id = <0x24e>; | |
| label = "slv-disp-ss-cfg"; | |
| qcom,buswidth = <0x4>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,ap-owned; | |
| qcom,bus-dev = <0x7a>; | |
| qcom,slv-rpm-id = <0x4>; | |
| linux,phandle = <0x9e>; | |
| phandle = <0x9e>; | |
| }; | |
| slv-venus-cfg { | |
| cell-id = <0x254>; | |
| label = "slv-venus-cfg"; | |
| qcom,buswidth = <0x4>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,ap-owned; | |
| qcom,bus-dev = <0x7a>; | |
| qcom,slv-rpm-id = <0xa>; | |
| linux,phandle = <0x9f>; | |
| phandle = <0x9f>; | |
| }; | |
| slv-gpu-cfg { | |
| cell-id = <0x256>; | |
| label = "slv-gpu-cfg"; | |
| qcom,buswidth = <0x8>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,ap-owned; | |
| qcom,bus-dev = <0x7a>; | |
| qcom,slv-rpm-id = <0xb>; | |
| linux,phandle = <0x92>; | |
| phandle = <0x92>; | |
| }; | |
| slv-sdcc-1 { | |
| cell-id = <0x25e>; | |
| label = "slv-sdcc-1"; | |
| qcom,buswidth = <0x4>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,bus-dev = <0x7a>; | |
| qcom,slv-rpm-id = <0x1f>; | |
| linux,phandle = <0xa2>; | |
| phandle = <0xa2>; | |
| }; | |
| slv-sdcc-2 { | |
| cell-id = <0x260>; | |
| label = "slv-sdcc-2"; | |
| qcom,buswidth = <0x4>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,bus-dev = <0x7a>; | |
| qcom,slv-rpm-id = <0x21>; | |
| linux,phandle = <0xa1>; | |
| phandle = <0xa1>; | |
| }; | |
| slv-crypto-0-cfg { | |
| cell-id = <0x271>; | |
| label = "slv-crypto-0-cfg"; | |
| qcom,buswidth = <0x4>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,ap-owned; | |
| qcom,bus-dev = <0x7a>; | |
| qcom,slv-rpm-id = <0x34>; | |
| linux,phandle = <0xa0>; | |
| phandle = <0xa0>; | |
| }; | |
| slv-pmic-arb { | |
| cell-id = <0x278>; | |
| label = "slv-pmic-arb"; | |
| qcom,buswidth = <0x4>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,bus-dev = <0x7a>; | |
| qcom,slv-rpm-id = <0x3b>; | |
| linux,phandle = <0xa3>; | |
| phandle = <0xa3>; | |
| }; | |
| slv-usb3 { | |
| cell-id = <0x247>; | |
| label = "slv-usb3"; | |
| qcom,buswidth = <0x4>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,ap-owned; | |
| qcom,bus-dev = <0x7a>; | |
| qcom,slv-rpm-id = <0x16>; | |
| linux,phandle = <0xa4>; | |
| phandle = <0xa4>; | |
| }; | |
| slv-ipa-cfg { | |
| cell-id = <0x2a4>; | |
| label = "slv-ipa-cfg"; | |
| qcom,buswidth = <0x4>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,ap-owned; | |
| qcom,bus-dev = <0x7a>; | |
| qcom,slv-rpm-id = <0xb7>; | |
| linux,phandle = <0xa5>; | |
| phandle = <0xa5>; | |
| }; | |
| slv-tcu { | |
| cell-id = <0x2a0>; | |
| label = "slv-tcu"; | |
| qcom,buswidth = <0x8>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,ap-owned; | |
| qcom,bus-dev = <0x7a>; | |
| qcom,slv-rpm-id = <0x85>; | |
| linux,phandle = <0x91>; | |
| phandle = <0x91>; | |
| }; | |
| slv-pcnoc-snoc { | |
| cell-id = <0x271b>; | |
| label = "slv-pcnoc-snoc"; | |
| qcom,buswidth = <0x8>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,bus-dev = <0x7a>; | |
| qcom,connections = <0xae>; | |
| qcom,slv-rpm-id = <0x2d>; | |
| linux,phandle = <0x88>; | |
| phandle = <0x88>; | |
| }; | |
| slv-kpss-ahb { | |
| cell-id = <0x2a1>; | |
| label = "slv-kpss-ahb"; | |
| qcom,buswidth = <0x4>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,ap-owned; | |
| qcom,bus-dev = <0x7f>; | |
| qcom,slv-rpm-id = <0x14>; | |
| linux,phandle = <0xa8>; | |
| phandle = <0xa8>; | |
| }; | |
| slv-wcss { | |
| cell-id = <0x248>; | |
| label = "slv-wcss"; | |
| qcom,buswidth = <0x4>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,ap-owned; | |
| qcom,bus-dev = <0x7f>; | |
| qcom,slv-rpm-id = <0x17>; | |
| linux,phandle = <0xa7>; | |
| phandle = <0xa7>; | |
| }; | |
| slv-snoc-bimc-0 { | |
| cell-id = <0x2729>; | |
| label = "slv-snoc-bimc-0"; | |
| qcom,buswidth = <0x10>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,ap-owned; | |
| qcom,bus-dev = <0x84>; | |
| qcom,connections = <0xaf>; | |
| qcom,slv-rpm-id = <0x18>; | |
| linux,phandle = <0x85>; | |
| phandle = <0x85>; | |
| }; | |
| slv-snoc-bimc-1 { | |
| cell-id = <0x272a>; | |
| label = "slv-snoc-bimc-1"; | |
| qcom,buswidth = <0x8>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,bus-dev = <0x7f>; | |
| qcom,connections = <0xb0>; | |
| qcom,slv-rpm-id = <0x68>; | |
| linux,phandle = <0x86>; | |
| phandle = <0x86>; | |
| }; | |
| slv-snoc-bimc-2 { | |
| cell-id = <0x273e>; | |
| label = "slv-snoc-bimc-2"; | |
| qcom,buswidth = <0x10>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,ap-owned; | |
| qcom,bus-dev = <0x84>; | |
| qcom,connections = <0xb1>; | |
| qcom,slv-rpm-id = <0x89>; | |
| linux,phandle = <0x83>; | |
| phandle = <0x83>; | |
| }; | |
| slv-imem { | |
| cell-id = <0x249>; | |
| label = "slv-imem"; | |
| qcom,buswidth = <0x8>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,bus-dev = <0x7f>; | |
| qcom,slv-rpm-id = <0x1a>; | |
| linux,phandle = <0xaa>; | |
| phandle = <0xaa>; | |
| }; | |
| slv-snoc-pcnoc { | |
| cell-id = <0x273a>; | |
| label = "slv-snoc-pcnoc"; | |
| qcom,buswidth = <0x8>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,bus-dev = <0x7f>; | |
| qcom,connections = <0xb2>; | |
| qcom,slv-rpm-id = <0x1c>; | |
| linux,phandle = <0x87>; | |
| phandle = <0x87>; | |
| }; | |
| slv-qdss-stm { | |
| cell-id = <0x24c>; | |
| label = "slv-qdss-stm"; | |
| qcom,buswidth = <0x4>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,bus-dev = <0x7f>; | |
| qcom,slv-rpm-id = <0x1e>; | |
| linux,phandle = <0xa9>; | |
| phandle = <0xa9>; | |
| }; | |
| slv-cats-0 { | |
| cell-id = <0x297>; | |
| label = "slv-cats-0"; | |
| qcom,buswidth = <0x10>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,ap-owned; | |
| qcom,bus-dev = <0x84>; | |
| qcom,slv-rpm-id = <0x6a>; | |
| linux,phandle = <0xab>; | |
| phandle = <0xab>; | |
| }; | |
| slv-cats-1 { | |
| cell-id = <0x298>; | |
| label = "slv-cats-1"; | |
| qcom,buswidth = <0x8>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,ap-owned; | |
| qcom,bus-dev = <0x7f>; | |
| qcom,slv-rpm-id = <0x6b>; | |
| linux,phandle = <0xac>; | |
| phandle = <0xac>; | |
| }; | |
| slv-lpass { | |
| cell-id = <0x20a>; | |
| label = "slv-lpass"; | |
| qcom,buswidth = <0x4>; | |
| qcom,agg-ports = <0x1>; | |
| qcom,ap-owned; | |
| qcom,bus-dev = <0x7f>; | |
| qcom,slv-rpm-id = <0x15>; | |
| linux,phandle = <0xa6>; | |
| phandle = <0xa6>; | |
| }; | |
| }; | |
| devfreq_spdm_cpu { | |
| compatible = "qcom,devfreq_spdm"; | |
| qcom,msm-bus,name = "devfreq_spdm"; | |
| qcom,msm-bus,num-cases = <0x2>; | |
| qcom,msm-bus,num-paths = <0x1>; | |
| qcom,msm-bus,vectors-KBps = <0x1 0x200 0x0 0x0 0x1 0x200 0x0 0x0>; | |
| qcom,msm-bus,active-only; | |
| qcom,spdm-client = <0x0>; | |
| clock-names = "cci_clk"; | |
| clocks = <0xb3 0x96854074>; | |
| qcom,bw-upstep = <0x190>; | |
| qcom,bw-dwnstep = <0x1068>; | |
| qcom,max-vote = <0x1068>; | |
| qcom,up-step-multp = <0x2>; | |
| qcom,spdm-interval = <0x1e>; | |
| qcom,ports = <0xb>; | |
| qcom,alpha-up = <0x8>; | |
| qcom,alpha-down = <0xf>; | |
| qcom,bucket-size = <0x8>; | |
| qcom,pl-freqs = <0x38270 0xbbfd0>; | |
| qcom,reject-rate = <0x1388 0x1388 0x1388 0x1388 0x1388 0x1388>; | |
| qcom,response-time-us = <0x1770 0x1770 0xfa0 0xfa0 0x7d0 0x7d0>; | |
| qcom,cci-response-time-us = <0xfa0 0xfa0 0xbb8 0xbb8 0x7d0 0x7d0>; | |
| qcom,max-cci-freq = <0xd4670>; | |
| }; | |
| devfreq_spdm_gov { | |
| compatible = "qcom,gov_spdm_hyp"; | |
| interrupt-names = "spdm-irq"; | |
| interrupts = <0x0 0xc0 0x0>; | |
| }; | |
| qcom,iommu-domains { | |
| compatible = "qcom,iommu-domains"; | |
| qcom,iommu-domain2 { | |
| label = "venus_ns"; | |
| qcom,iommu-contexts = <0xb4>; | |
| qcom,virtual-addr-pool = <0x5dc00000 0x7f000000 0xdcc00000 0x1000000>; | |
| linux,phandle = <0xba>; | |
| phandle = <0xba>; | |
| }; | |
| qcom,iommu-domain3 { | |
| label = "venus_sec_bitstream"; | |
| qcom,iommu-contexts = <0xb5>; | |
| qcom,virtual-addr-pool = <0x4b000000 0x12c00000>; | |
| qcom,secure-domain; | |
| linux,phandle = <0xbb>; | |
| phandle = <0xbb>; | |
| }; | |
| qcom,iommu-domain4 { | |
| label = "venus_sec_pixel"; | |
| qcom,iommu-contexts = <0xb6>; | |
| qcom,virtual-addr-pool = <0x25800000 0x25800000>; | |
| qcom,secure-domain; | |
| linux,phandle = <0xbc>; | |
| phandle = <0xbc>; | |
| }; | |
| qcom,iommu-domain5 { | |
| label = "venus_sec_non_pixel"; | |
| qcom,iommu-contexts = <0xb7>; | |
| qcom,virtual-addr-pool = <0x1000000 0x24800000>; | |
| qcom,secure-domain; | |
| linux,phandle = <0xbd>; | |
| phandle = <0xbd>; | |
| }; | |
| }; | |
| qcom,vidc@1d00000 { | |
| compatible = "qcom,msm-vidc"; | |
| reg = <0x1d00000 0xff000 0xa4124 0x4 0xa0164 0x4>; | |
| reg-names = "vidc", "efuse", "efuse2"; | |
| qcom,platform-version = <0x180000 0x13>; | |
| qcom,capability-version = <0x2000 0xd>; | |
| interrupts = <0x0 0x2c 0x0>; | |
| venus-supply = <0xb8>; | |
| venus-core0-supply = <0xb9>; | |
| clocks = <0x37 0xf76a02bb 0x37 0x83a7f549 0x37 0x8d778c6 0x37 0xcdf4c8f6>; | |
| clock-names = "core_clk", "core0_clk", "iface_clk", "bus_clk"; | |
| qcom,clock-configs = <0x1 0x0 0x0 0x0 0x0>; | |
| qcom,hfi = "venus"; | |
| qcom,hfi-version = "3xx"; | |
| qcom,reg-presets = <0xe0020 0x5555556 0xe0024 0x5555556 0x80124 0x3>; | |
| qcom,qdss-presets = <0x825000 0x1000 0x826000 0x1000 0x821000 0x1000 0x802000 0x1000 0x9180000 0x1000 0x9181000 0x1000>; | |
| qcom,max-hw-load = <0xff000>; | |
| qcom,slave-side-cp; | |
| qcom,sw-power-collapse; | |
| qcom,firmware-name = "venus"; | |
| qcom,pm-qos-latency-us = <0xd5>; | |
| qcom,dcvs-tbl = <0xc7380 0xc7380 0xef100 0x3f00000c 0xd0bd8 0xc876c 0xef100 0x4000004 0xc7380 0xafc80 0xcc000 0x4000004>; | |
| qcom,dcvs-limit = <0x7080 0x18 0x7e90 0x18>; | |
| qcom,allowed-clock-rates = <0x1bb75640 0x17d78400 0x15752a00 0x127a3980 0xd9fb390 0x6cfed50>; | |
| qcom,clock-freq-tbl { | |
| qcom,profile-enc { | |
| qcom,codec-mask = <0x55555555>; | |
| qcom,cycles-per-mb = <0x35f>; | |
| qcom,low-power-mode-factor = <0x8b20>; | |
| }; | |
| qcom,profile-dec { | |
| qcom,codec-mask = <0xf3ffffff>; | |
| qcom,cycles-per-mb = <0x163>; | |
| }; | |
| qcom,profile-hevcdec { | |
| qcom,codec-mask = <0xc000000>; | |
| qcom,cycles-per-mb = <0x190>; | |
| }; | |
| }; | |
| qcom,vidc-iommu-domains { | |
| qcom,domain-ns { | |
| qcom,vidc-domain-phandle = <0xba>; | |
| qcom,vidc-buffer-types = <0xfff>; | |
| }; | |
| qcom,domain-sec-bs { | |
| qcom,vidc-domain-phandle = <0xbb>; | |
| qcom,vidc-buffer-types = <0x241>; | |
| }; | |
| qcom,domain-sec-px { | |
| qcom,vidc-domain-phandle = <0xbc>; | |
| qcom,vidc-buffer-types = <0x106>; | |
| }; | |
| qcom,domain-sec-np { | |
| qcom,vidc-domain-phandle = <0xbd>; | |
| qcom,vidc-buffer-types = <0x480>; | |
| }; | |
| }; | |
| venus_bus_ddr { | |
| compatible = "qcom,msm-vidc,bus"; | |
| label = "venus-ddr"; | |
| qcom,bus-master = <0x3f>; | |
| qcom,bus-slave = <0x200>; | |
| qcom,bus-governor = "venus-ddr-gov"; | |
| qcom,bus-range-kbps = <0x3e8 0x241648>; | |
| }; | |
| arm9_bus_ddr { | |
| compatible = "qcom,msm-vidc,bus"; | |
| label = "venus-arm9-ddr"; | |
| qcom,bus-master = <0x3f>; | |
| qcom,bus-slave = <0x200>; | |
| qcom,bus-governor = "performance"; | |
| qcom,bus-range-kbps = <0x1 0x1>; | |
| }; | |
| }; | |
| venus-ddr-gov { | |
| compatible = "qcom,msm-vidc,governor,table"; | |
| status = "ok"; | |
| qcom,bus-freq-table { | |
| qcom,profile-enc { | |
| qcom,codec-mask = <0x55555555>; | |
| qcom,load-busfreq-tbl = <0xef100 0xfee20 0xd2f00 0xd88d8 0x77880 0xa2990 0x69780 0x8d1d0 0x3bc40 0x54790 0x34bc0 0x47888 0x1a5e0 0x24dd8 0x0 0x0>; | |
| }; | |
| qcom,profile-dec { | |
| qcom,codec-mask = <0xffffffff>; | |
| qcom,load-busfreq-tbl = <0xef100 0x241648 0xd2f00 0x1e2e90 0x77880 0x1149c8 0x69780 0xf2ad0 0x3bc40 0x8d9a0 0x34bc0 0x7a508 0x1a5e0 0x3e418 0x0 0x0>; | |
| }; | |
| qcom,profile-dec-ubwc { | |
| qcom,codec-mask = <0xffffffff>; | |
| qcom,ubwc-mode; | |
| qcom,load-busfreq-tbl = <0xef100 0x1cdea0 0xd2f00 0x17b650 0x77880 0xda818 0x69780 0xbeac8 0x3bc40 0x704e0 0x34bc0 0x497c8 0x1a5e0 0x31510 0x0 0x0>; | |
| }; | |
| }; | |
| }; | |
| qcom,spm@b1d2000 { | |
| compatible = "qcom,spm-v2"; | |
| #address-cells = <0x1>; | |
| #size-cells = <0x1>; | |
| reg = <0xb1d2000 0x1000>; | |
| reg-names = "saw-base"; | |
| qcom,name = "system-cci"; | |
| qcom,saw2-ver-reg = <0xfd0>; | |
| qcom,saw2-cfg = <0x14>; | |
| qcom,saw2-spm-dly = <0x3c102800>; | |
| qcom,saw2-spm-ctl = <0xe>; | |
| qcom,saw2-avs-ctl = <0x10>; | |
| qcom,cpu-vctl-list = <0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9>; | |
| qcom,vctl-timeout-us = <0x1f4>; | |
| qcom,vctl-port = <0x0>; | |
| qcom,phase-port = <0x1>; | |
| qcom,pfm-port = <0x2>; | |
| }; | |
| qcom,lpm-levels { | |
| compatible = "qcom,lpm-levels"; | |
| qcom,use-psci; | |
| #address-cells = <0x1>; | |
| #size-cells = <0x0>; | |
| clock-names = "l2_clk", "cpu0_clk", "cpu1_clk", "cpu2_clk", "cpu3_clk", "cpu4_clk", "cpu5_clk", "cpu6_clk", "cpu7_clk"; | |
| clocks = <0xb3 0x96854074 0xb3 0x2e6af930 0xb3 0x2e6af930 0xb3 0x2e6af930 0xb3 0x2e6af930 0xb3 0x2e6af930 0xb3 0x2e6af930 0xb3 0x2e6af930 0xb3 0x2e6af930>; | |
| qcom,pm-cluster@0 { | |
| reg = <0x0>; | |
| #address-cells = <0x1>; | |
| #size-cells = <0x0>; | |
| label = "system"; | |
| qcom,spm-device-names = "cci"; | |
| qcom,default-level = <0x0>; | |
| qcom,psci-mode-shift = <0x8>; | |
| qcom,psci-mode-mask = <0xf>; | |
| qcom,pm-cluster-level@0 { | |
| reg = <0x0>; | |
| label = "system-active"; | |
| qcom,psci-mode = <0x0>; | |
| qcom,latency-us = <0x1a7>; | |
| qcom,ss-power = <0x15d>; | |
| qcom,energy-overhead = <0x49066>; | |
| qcom,time-overhead = <0x2cf>; | |
| }; | |
| qcom,pm-cluster-level@1 { | |
| reg = <0x1>; | |
| label = "system-wfi"; | |
| qcom,psci-mode = <0x1>; | |
| qcom,latency-us = <0x1e0>; | |
| qcom,ss-power = <0x15c>; | |
| qcom,energy-overhead = <0x4ca85>; | |
| qcom,time-overhead = <0x2f1>; | |
| qcom,min-child-idx = <0x3>; | |
| }; | |
| qcom,pm-cluster-level@2 { | |
| reg = <0x2>; | |
| label = "system-pc"; | |
| qcom,psci-mode = <0x3>; | |
| qcom,latency-us = <0x2b13>; | |
| qcom,ss-power = <0x154>; | |
| qcom,energy-overhead = <0x96663>; | |
| qcom,time-overhead = <0x5d7>; | |
| qcom,min-child-idx = <0x3>; | |
| qcom,notify-rpm; | |
| qcom,is-reset; | |
| qcom,reset-level = <0x3>; | |
| }; | |
| qcom,pm-cluster@0 { | |
| reg = <0x0>; | |
| #address-cells = <0x1>; | |
| #size-cells = <0x0>; | |
| label = "pwr"; | |
| qcom,spm-device-names = "l2"; | |
| qcom,default-level = <0x0>; | |
| qcom,cpu = <0x2 0x3 0x4 0x5>; | |
| qcom,psci-mode-shift = <0x4>; | |
| qcom,psci-mode-mask = <0xf>; | |
| qcom,pm-cluster-level@0 { | |
| reg = <0x0>; | |
| label = "pwr-l2-wfi"; | |
| qcom,psci-mode = <0x1>; | |
| qcom,latency-us = <0xb4>; | |
| qcom,ss-power = <0x169>; | |
| qcom,energy-overhead = <0x1ba3f>; | |
| qcom,time-overhead = <0x10e>; | |
| }; | |
| qcom,pm-cluster-level@1 { | |
| reg = <0x1>; | |
| label = "pwr-l2-retention"; | |
| qcom,psci-mode = <0x3>; | |
| qcom,latency-us = <0xbc>; | |
| qcom,ss-power = <0x168>; | |
| qcom,energy-overhead = <0x1d9b7>; | |
| qcom,time-overhead = <0x133>; | |
| qcom,min-child-idx = <0x1>; | |
| qcom,reset-level = <0x1>; | |
| }; | |
| qcom,pm-cluster-level@2 { | |
| reg = <0x2>; | |
| label = "pwr-l2-gdhs"; | |
| qcom,psci-mode = <0x4>; | |
| qcom,latency-us = <0xd4>; | |
| qcom,ss-power = <0x162>; | |
| qcom,energy-overhead = <0x24cdc>; | |
| qcom,time-overhead = <0x16b>; | |
| qcom,min-child-idx = <0x1>; | |
| qcom,reset-level = <0x2>; | |
| }; | |
| qcom,pm-cluster-level@3 { | |
| reg = <0x3>; | |
| label = "pwr-l2-pc"; | |
| qcom,psci-mode = <0x5>; | |
| qcom,latency-us = <0x1a5>; | |
| qcom,ss-power = <0x15e>; | |
| qcom,energy-overhead = <0x43be7>; | |
| qcom,time-overhead = <0x2b2>; | |
| qcom,min-child-idx = <0x1>; | |
| qcom,is-reset; | |
| qcom,reset-level = <0x3>; | |
| }; | |
| qcom,pm-cpu { | |
| #address-cells = <0x1>; | |
| #size-cells = <0x0>; | |
| qcom,psci-mode-shift = <0x0>; | |
| qcom,psci-mode-mask = <0xf>; | |
| qcom,pm-cpu-level@0 { | |
| reg = <0x0>; | |
| qcom,spm-cpu-mode = "wfi"; | |
| qcom,psci-cpu-mode = <0x1>; | |
| qcom,latency-us = <0x1>; | |
| qcom,ss-power = <0x18b>; | |
| qcom,energy-overhead = <0x76d8>; | |
| qcom,time-overhead = <0x3d>; | |
| }; | |
| qcom,pm-cpu-level@1 { | |
| reg = <0x1>; | |
| qcom,spm-cpu-mode = "pc"; | |
| qcom,psci-cpu-mode = <0x3>; | |
| qcom,latency-us = <0xb4>; | |
| qcom,ss-power = <0x169>; | |
| qcom,energy-overhead = <0x1ba3f>; | |
| qcom,time-overhead = <0x10e>; | |
| qcom,use-broadcast-timer; | |
| qcom,is-reset; | |
| qcom,reset-level = <0x3>; | |
| }; | |
| }; | |
| }; | |
| qcom,pm-cluster@1 { | |
| reg = <0x1>; | |
| #address-cells = <0x1>; | |
| #size-cells = <0x0>; | |
| label = "perf"; | |
| qcom,spm-device-names = "l2"; | |
| qcom,default-level = <0x0>; | |
| qcom,cpu = <0x6 0x7 0x8 0x9>; | |
| qcom,psci-mode-shift = <0x4>; | |
| qcom,psci-mode-mask = <0xf>; | |
| qcom,pm-cluster-level@0 { | |
| reg = <0x0>; | |
| label = "perf-l2-wfi"; | |
| qcom,psci-mode = <0x1>; | |
| qcom,latency-us = <0xb3>; | |
| qcom,ss-power = <0x16a>; | |
| qcom,energy-overhead = <0x1ba5a>; | |
| qcom,time-overhead = <0x10c>; | |
| }; | |
| qcom,pm-cluster-level@1 { | |
| reg = <0x1>; | |
| label = "perf-l2-retention"; | |
| qcom,psci-mode = <0x3>; | |
| qcom,latency-us = <0xba>; | |
| qcom,ss-power = <0x169>; | |
| qcom,energy-overhead = <0x1ec1e>; | |
| qcom,time-overhead = <0x132>; | |
| qcom,min-child-idx = <0x1>; | |
| qcom,reset-level = <0x1>; | |
| }; | |
| qcom,pm-cluster-level@2 { | |
| reg = <0x2>; | |
| label = "perf-l2-gdhs"; | |
| qcom,psci-mode = <0x4>; | |
| qcom,latency-us = <0xd2>; | |
| qcom,ss-power = <0x163>; | |
| qcom,energy-overhead = <0x26050>; | |
| qcom,time-overhead = <0x169>; | |
| qcom,min-child-idx = <0x1>; | |
| qcom,reset-level = <0x2>; | |
| }; | |
| qcom,pm-cluster-level@3 { | |
| reg = <0x3>; | |
| label = "perf-l2-pc"; | |
| qcom,psci-mode = <0x5>; | |
| qcom,latency-us = <0x1a7>; | |
| qcom,ss-power = <0x15d>; | |
| qcom,energy-overhead = <0x49066>; | |
| qcom,time-overhead = <0x2cf>; | |
| qcom,min-child-idx = <0x1>; | |
| qcom,is-reset; | |
| qcom,reset-level = <0x3>; | |
| }; | |
| qcom,pm-cpu { | |
| #address-cells = <0x1>; | |
| #size-cells = <0x0>; | |
| qcom,psci-mode-shift = <0x0>; | |
| qcom,psci-mode-mask = <0xf>; | |
| qcom,pm-cpu-level@0 { | |
| reg = <0x0>; | |
| qcom,spm-cpu-mode = "wfi"; | |
| qcom,psci-cpu-mode = <0x1>; | |
| qcom,latency-us = <0x1>; | |
| qcom,ss-power = <0x18d>; | |
| qcom,energy-overhead = <0x76d8>; | |
| qcom,time-overhead = <0x3d>; | |
| }; | |
| qcom,pm-cpu-level@1 { | |
| reg = <0x1>; | |
| qcom,spm-cpu-mode = "pc"; | |
| qcom,psci-cpu-mode = <0x3>; | |
| qcom,latency-us = <0xb3>; | |
| qcom,ss-power = <0x16a>; | |
| qcom,energy-overhead = <0x1ba5a>; | |
| qcom,time-overhead = <0x10c>; | |
| qcom,use-broadcast-timer; | |
| qcom,is-reset; | |
| qcom,reset-level = <0x3>; | |
| }; | |
| }; | |
| }; | |
| }; | |
| }; | |
| qcom,mpm@601d4 { | |
| compatible = "qcom,mpm-v2"; | |
| reg = <0x601d4 0x1000 0xb011008 0x4>; | |
| reg-names = "vmpm", "ipc"; | |
| interrupts = <0x0 0xab 0x1>; | |
| clocks = <0x37 0x2be48257>; | |
| clock-names = "xo"; | |
| qcom,ipc-bit-offset = <0x1>; | |
| qcom,gic-parent = <0x1>; | |
| qcom,num-mpm-irqs = <0x60>; | |
| qcom,gic-map = <0x2 0xd8 0x3a 0xa8 0x31 0xa8 0x25 0xfc 0x35 0x68 0x58 0xde 0xff 0x12 0xff 0x13 0xff 0x14 0xff 0x17 0xff 0x23 0xff 0x27 0xff 0x28 0xff 0x2f 0xff 0x36 0xff 0x38 0xff 0x39 0xff 0x3a 0xff 0x3b 0xff 0x3c 0xff 0x3d 0xff 0x41 0xff 0x45 0xff 0x49 0xff 0x4a 0xff 0x4b 0xff 0x4e 0xff 0x4f 0xff 0x55 0xff 0x56 0xff 0x5a 0xff 0x5c 0xff 0x5d 0xff 0x61 0xff 0x66 0xff 0x6c 0xff 0x6d 0xff 0x70 0xff 0x72 0xff 0x7e 0xff 0x80 0xff 0x83 0xff 0x88 0xff 0x89 0xff 0x8a 0xff 0x8b 0xff 0x8c 0xff 0x8d 0xff 0x8e 0xff 0x8f 0xff 0x90 0xff 0x91 0xff 0x92 0xff 0x93 0xff 0x94 0xff 0x95 0xff 0x96 0xff 0x97 0xff 0x98 0xff 0x99 0xff 0x9b 0xff 0x9d 0xff 0xa6 0xff 0xa7 0xff 0xaa 0xff 0xac 0xff 0xad 0xff 0xae 0xff 0xaf 0xff 0xb0 0xff 0xb1 0xff 0xb2 0xff 0xb3 0xff 0xb5 0xff 0xbc 0xff 0xbd 0xff 0xbe 0xff 0xbf 0xff 0xc0 0xff 0xc1 0xff 0xc2 0xff 0xc3 0xff 0xc4 0xff 0xc5 0xff 0xc6 0xff 0xc8 0xff 0xc9 0xff 0xca 0xff 0xcb 0xff 0xcc 0xff 0xcd 0xff 0xce 0xff 0xcf 0xff 0xd4 0xff 0xd7 0xff 0xe0 0xff 0xe7 0xff 0xef 0xff 0xf0 0xff 0xfd 0xff 0x101 0xff 0x104 0xff 0x106 0xff 0x107 0xff 0x108 0xff 0x10d 0xff 0x10e 0xff 0x10f 0xff 0x111 0xff 0x112 0xff 0x113 0xff 0x114 0xff 0x11d 0xff 0x11e 0xff 0x11f 0xff 0x131 0xff 0x132 0xff 0x133 0xff 0x134 0xff 0x13a 0xff 0x141 0xff 0x142 0xff 0x143 0xff 0x145 0xff 0x158 0xff 0x15a>; | |
| qcom,gpio-parent = <0xbe>; | |
| qcom,gpio-map = <0x3 0x26 0x4 0x1 0x5 0x5 0x6 0x9 0x8 0x25 0x9 0x24 0xa 0xd 0xb 0x23 0xc 0x11 0xd 0x15 0xe 0x36 0xf 0x22 0x10 0x1f 0x11 0x3a 0x12 0x1c 0x13 0x2a 0x14 0x19 0x15 0xc 0x16 0x2b 0x17 0x2c 0x18 0x2d 0x19 0x2e 0x1a 0x30 0x1b 0x41 0x1c 0x5d 0x1d 0x61 0x1e 0x3f 0x1f 0x46 0x20 0x47 0x21 0x48 0x22 0x51 0x23 0x55 0x24 0x5a 0x32 0x43 0x33 0x49 0x34 0x4a 0x35 0x3e 0x3b 0x3b 0x3c 0x3c 0x3d 0x3d 0x3e 0x56 0x3f 0x57 0x40 0x5b 0x41 0x81 0x42 0x82 0x43 0x83 0x44 0x84 0x45 0x85 0x46 0x89 0x47 0x8a 0x48 0x8b 0x49 0x8c 0x4a 0x8d 0xff 0x58>; | |
| }; | |
| qcom,cpu-sleep-status { | |
| compatible = "qcom,cpu-sleep-status"; | |
| }; | |
| qcom,rpm-log@29fc00 { | |
| compatible = "qcom,rpm-log"; | |
| reg = <0x29fc00 0x4000>; | |
| qcom,rpm-addr-phys = <0x200000>; | |
| qcom,offset-version = <0x4>; | |
| qcom,offset-page-buffer-addr = <0x24>; | |
| qcom,offset-log-len = <0x28>; | |
| qcom,offset-log-len-mask = <0x2c>; | |
| qcom,offset-page-indices = <0x38>; | |
| }; | |
| qcom,rpm-stats@200000 { | |
| compatible = "qcom,rpm-stats"; | |
| reg = <0x200000 0x1000 0x290014 0x4 0x29001c 0x4>; | |
| reg-names = "phys_addr_base", "offset_addr", "heap_phys_addrbase"; | |
| qcom,sleep-stats-version = <0x2>; | |
| }; | |
| qcom,rpm-master-stats@60150 { | |
| compatible = "qcom,rpm-master-stats"; | |
| reg = <0x60150 0x5000>; | |
| qcom,masters = "APSS", "MPSS", "PRONTO", "TZ", "LPASS"; | |
| qcom,master-stats-version = <0x2>; | |
| qcom,master-offset = <0x1000>; | |
| }; | |
| apm@b111000 { | |
| compatible = "qcom,msm8953-apm"; | |
| reg = <0xb111000 0x1000>; | |
| reg-names = "pm-apcc-glb"; | |
| qcom,apm-post-halt-delay = <0x2>; | |
| qcom,apm-halt-clk-delay = <0x11>; | |
| qcom,apm-resume-clk-delay = <0x10>; | |
| qcom,apm-sel-switch-delay = <0x1>; | |
| linux,phandle = <0x13a>; | |
| phandle = <0x13a>; | |
| }; | |
| interrupt-controller@b000000 { | |
| compatible = "qcom,msm-qgic2"; | |
| interrupt-controller; | |
| #interrupt-cells = <0x3>; | |
| reg = <0xb000000 0x1000 0xb002000 0x1000>; | |
| linux,phandle = <0x1>; | |
| phandle = <0x1>; | |
| }; | |
| arm64-cpu-erp { | |
| compatible = "arm,arm64-cpu-erp"; | |
| interrupts = <0x0 0x113 0x0 0x0 0x114 0x0 0x0 0x111 0x0 0x0 0x112 0x0>; | |
| interrupt-names = "pri-dbe-irq", "sec-dbe-irq", "pri-ext-irq", "sec-ext-irq"; | |
| poll-delay-ms = <0x1388>; | |
| }; | |
| qcom,msm-gladiator@b1c0000 { | |
| compatible = "qcom,msm-gladiator"; | |
| reg = <0xb1c0000 0x4000>; | |
| reg-names = "gladiator_base"; | |
| interrupts = <0x0 0x16 0x0>; | |
| }; | |
| timer { | |
| compatible = "arm,armv8-timer"; | |
| interrupts = <0x1 0x2 0xff08 0x1 0x3 0xff08 0x1 0x4 0xff08 0x1 0x1 0xff08>; | |
| clock-frequency = <0x124f800>; | |
| }; | |
| timer@b120000 { | |
| #address-cells = <0x1>; | |
| #size-cells = <0x1>; | |
| ranges; | |
| compatible = "arm,armv7-timer-mem"; | |
| reg = <0xb120000 0x1000>; | |
| clock-frequency = <0x124f800>; | |
| frame@b121000 { | |
| frame-number = <0x0>; | |
| interrupts = <0x0 0x8 0x4 0x0 0x7 0x4>; | |
| reg = <0xb121000 0x1000 0xb122000 0x1000>; | |
| }; | |
| frame@b123000 { | |
| frame-number = <0x1>; | |
| interrupts = <0x0 0x9 0x4>; | |
| reg = <0xb123000 0x1000>; | |
| status = "disabled"; | |
| }; | |
| frame@b124000 { | |
| frame-number = <0x2>; | |
| interrupts = <0x0 0xa 0x4>; | |
| reg = <0xb124000 0x1000>; | |
| status = "disabled"; | |
| }; | |
| frame@b125000 { | |
| frame-number = <0x3>; | |
| interrupts = <0x0 0xb 0x4>; | |
| reg = <0xb125000 0x1000>; | |
| status = "disabled"; | |
| }; | |
| frame@b126000 { | |
| frame-number = <0x4>; | |
| interrupts = <0x0 0xc 0x4>; | |
| reg = <0xb126000 0x1000>; | |
| status = "disabled"; | |
| }; | |
| frame@b127000 { | |
| frame-number = <0x5>; | |
| interrupts = <0x0 0xd 0x4>; | |
| reg = <0xb127000 0x1000>; | |
| status = "disabled"; | |
| }; | |
| frame@b128000 { | |
| frame-number = <0x6>; | |
| interrupts = <0x0 0xe 0x4>; | |
| reg = <0xb128000 0x1000>; | |
| status = "disabled"; | |
| }; | |
| }; | |
| qcom,rmtfs_sharedmem@00000000 { | |
| compatible = "qcom,sharedmem-uio"; | |
| reg = <0x0 0x180000>; | |
| reg-names = "rmtfs"; | |
| qcom,client-id = <0x1>; | |
| }; | |
| restart@4ab000 { | |
| compatible = "qcom,pshold"; | |
| reg = <0x4ab000 0x4 0x193d100 0x4>; | |
| reg-names = "pshold-base", "tcsr-boot-misc-detect"; | |
| }; | |
| qcom,mpm2-sleep-counter@4a3000 { | |
| compatible = "qcom,mpm2-sleep-counter"; | |
| reg = <0x4a3000 0x1000>; | |
| clock-frequency = <0x8000>; | |
| }; | |
| cpu-pmu { | |
| compatible = "arm,armv8-pmuv3"; | |
| interrupts = <0x1 0x7 0xff00>; | |
| }; | |
| qcom,sps { | |
| compatible = "qcom,msm_sps_4k"; | |
| qcom,pipe-attr-ee; | |
| }; | |
| tsens@4a8000 { | |
| compatible = "qcom,msm8953-tsens"; | |
| reg = <0x4a8000 0x2000 0xa4000 0x1000>; | |
| reg-names = "tsens_physical", "tsens_eeprom_physical"; | |
| interrupts = <0x0 0xb8 0x0 0x0 0x13a 0x0>; | |
| interrupt-names = "tsens-upper-lower", "tsens-critical"; | |
| qcom,client-id = <0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9 0xa 0xb 0xc 0xd 0xe 0xf>; | |
| qcom,sensor-id = <0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9 0xa 0xb 0xc 0xd 0xe 0xf>; | |
| qcom,sensors = <0xf>; | |
| qcom,slope = <0xc80 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80>; | |
| qcom,valid-status-check; | |
| }; | |
| qcom,sensor-information { | |
| compatible = "qcom,sensor-information"; | |
| qcom,sensor-information-0 { | |
| qcom,sensor-type = "tsens"; | |
| qcom,sensor-name = "tsens_tz_sensor0"; | |
| qcom,scaling-factor = <0xa>; | |
| }; | |
| qcom,sensor-information-1 { | |
| qcom,sensor-type = "tsens"; | |
| qcom,sensor-name = "tsens_tz_sensor1"; | |
| qcom,scaling-factor = <0xa>; | |
| }; | |
| qcom,sensor-information-2 { | |
| qcom,sensor-type = "tsens"; | |
| qcom,sensor-name = "tsens_tz_sensor2"; | |
| qcom,alias-name = "pop_mem"; | |
| qcom,scaling-factor = <0xa>; | |
| }; | |
| qcom,sensor-information-3 { | |
| qcom,sensor-type = "tsens"; | |
| qcom,sensor-name = "tsens_tz_sensor3"; | |
| qcom,scaling-factor = <0xa>; | |
| }; | |
| qcom,sensor-information-4 { | |
| qcom,sensor-type = "tsens"; | |
| qcom,sensor-name = "tsens_tz_sensor4"; | |
| qcom,scaling-factor = <0xa>; | |
| linux,phandle = <0xc3>; | |
| phandle = <0xc3>; | |
| }; | |
| qcom,sensor-information-5 { | |
| qcom,sensor-type = "tsens"; | |
| qcom,sensor-name = "tsens_tz_sensor5"; | |
| qcom,scaling-factor = <0xa>; | |
| linux,phandle = <0xc4>; | |
| phandle = <0xc4>; | |
| }; | |
| qcom,sensor-information-6 { | |
| qcom,sensor-type = "tsens"; | |
| qcom,sensor-name = "tsens_tz_sensor6"; | |
| qcom,scaling-factor = <0xa>; | |
| linux,phandle = <0xc5>; | |
| phandle = <0xc5>; | |
| }; | |
| qcom,sensor-information-7 { | |
| qcom,sensor-type = "tsens"; | |
| qcom,sensor-name = "tsens_tz_sensor7"; | |
| qcom,scaling-factor = <0xa>; | |
| linux,phandle = <0xc6>; | |
| phandle = <0xc6>; | |
| }; | |
| qcom,sensor-information-8 { | |
| qcom,sensor-type = "tsens"; | |
| qcom,sensor-name = "tsens_tz_sensor8"; | |
| qcom,scaling-factor = <0xa>; | |
| qcom,alias-name = "L2_cache_1"; | |
| }; | |
| qcom,sensor-information-9 { | |
| qcom,sensor-type = "tsens"; | |
| qcom,sensor-name = "tsens_tz_sensor9"; | |
| qcom,scaling-factor = <0xa>; | |
| linux,phandle = <0xbf>; | |
| phandle = <0xbf>; | |
| }; | |
| qcom,sensor-information-10 { | |
| qcom,sensor-type = "tsens"; | |
| qcom,sensor-name = "tsens_tz_sensor10"; | |
| qcom,scaling-factor = <0xa>; | |
| linux,phandle = <0xc0>; | |
| phandle = <0xc0>; | |
| }; | |
| qcom,sensor-information-11 { | |
| qcom,sensor-type = "tsens"; | |
| qcom,sensor-name = "tsens_tz_sensor11"; | |
| qcom,scaling-factor = <0xa>; | |
| linux,phandle = <0xc1>; | |
| phandle = <0xc1>; | |
| }; | |
| qcom,sensor-information-12 { | |
| qcom,sensor-type = "tsens"; | |
| qcom,sensor-name = "tsens_tz_sensor12"; | |
| qcom,scaling-factor = <0xa>; | |
| linux,phandle = <0xc2>; | |
| phandle = <0xc2>; | |
| }; | |
| qcom,sensor-information-13 { | |
| qcom,sensor-type = "tsens"; | |
| qcom,sensor-name = "tsens_tz_sensor13"; | |
| qcom,scaling-factor = <0xa>; | |
| qcom,alias-name = "L2_cache_0"; | |
| }; | |
| qcom,sensor-information-14 { | |
| qcom,sensor-type = "tsens"; | |
| qcom,sensor-name = "tsens_tz_sensor14"; | |
| qcom,scaling-factor = <0xa>; | |
| }; | |
| qcom,sensor-information-15 { | |
| qcom,sensor-type = "tsens"; | |
| qcom,sensor-name = "tsens_tz_sensor15"; | |
| qcom,alias-name = "gpu"; | |
| qcom,scaling-factor = <0xa>; | |
| }; | |
| qcom,sensor-information-16 { | |
| qcom,sensor-type = "alarm"; | |
| qcom,sensor-name = "pm8953_tz"; | |
| qcom,scaling-factor = <0x3e8>; | |
| }; | |
| qcom,sensor-information-17 { | |
| qcom,sensor-type = "adc"; | |
| qcom,sensor-name = "pa_therm0"; | |
| }; | |
| qcom,sensor-information-18 { | |
| qcom,sensor-type = "adc"; | |
| qcom,sensor-name = "pa_therm1"; | |
| }; | |
| qcom,sensor-information-19 { | |
| qcom,sensor-type = "adc"; | |
| qcom,sensor-name = "xo_therm"; | |
| }; | |
| qcom,sensor-information-20 { | |
| qcom,sensor-type = "adc"; | |
| qcom,sensor-name = "xo_therm_buf"; | |
| }; | |
| qcom,sensor-information-21 { | |
| qcom,sensor-type = "adc"; | |
| qcom,sensor-name = "case_therm"; | |
| }; | |
| }; | |
| qcom,limit_info-0 { | |
| qcom,temperature-sensor = <0xbf>; | |
| qcom,boot-frequency-mitigate; | |
| qcom,hotplug-mitigation-enable; | |
| qcom,emergency-frequency-mitigate; | |
| linux,phandle = <0xb>; | |
| phandle = <0xb>; | |
| }; | |
| qcom,limit_info-1 { | |
| qcom,temperature-sensor = <0xc0>; | |
| qcom,boot-frequency-mitigate; | |
| qcom,hotplug-mitigation-enable; | |
| qcom,emergency-frequency-mitigate; | |
| linux,phandle = <0x10>; | |
| phandle = <0x10>; | |
| }; | |
| qcom,limit_info-2 { | |
| qcom,temperature-sensor = <0xc1>; | |
| qcom,boot-frequency-mitigate; | |
| qcom,hotplug-mitigation-enable; | |
| qcom,emergency-frequency-mitigate; | |
| linux,phandle = <0x13>; | |
| phandle = <0x13>; | |
| }; | |
| qcom,limit_info-3 { | |
| qcom,temperature-sensor = <0xc2>; | |
| qcom,boot-frequency-mitigate; | |
| qcom,hotplug-mitigation-enable; | |
| qcom,emergency-frequency-mitigate; | |
| linux,phandle = <0x16>; | |
| phandle = <0x16>; | |
| }; | |
| qcom,limit_info-4 { | |
| qcom,temperature-sensor = <0xc3>; | |
| qcom,boot-frequency-mitigate; | |
| qcom,hotplug-mitigation-enable; | |
| qcom,emergency-frequency-mitigate; | |
| linux,phandle = <0x19>; | |
| phandle = <0x19>; | |
| }; | |
| qcom,limit_info-5 { | |
| qcom,temperature-sensor = <0xc4>; | |
| qcom,boot-frequency-mitigate; | |
| qcom,hotplug-mitigation-enable; | |
| qcom,emergency-frequency-mitigate; | |
| linux,phandle = <0x1e>; | |
| phandle = <0x1e>; | |
| }; | |
| qcom,limit_info-6 { | |
| qcom,temperature-sensor = <0xc5>; | |
| qcom,boot-frequency-mitigate; | |
| qcom,hotplug-mitigation-enable; | |
| qcom,emergency-frequency-mitigate; | |
| linux,phandle = <0x21>; | |
| phandle = <0x21>; | |
| }; | |
| qcom,limit_info-7 { | |
| qcom,temperature-sensor = <0xc6>; | |
| qcom,boot-frequency-mitigate; | |
| qcom,hotplug-mitigation-enable; | |
| qcom,emergency-frequency-mitigate; | |
| linux,phandle = <0x24>; | |
| phandle = <0x24>; | |
| }; | |
| qcom,msm-thermal { | |
| compatible = "qcom,msm-thermal"; | |
| qcom,sensor-id = <0x9>; | |
| qcom,poll-ms = <0xfa>; | |
| qcom,limit-temp = <0x3c>; | |
| qcom,temp-hysteresis = <0xa>; | |
| qcom,freq-step = <0x2>; | |
| qcom,core-limit-temp = <0x50>; | |
| qcom,core-temp-hysteresis = <0xa>; | |
| qcom,hotplug-temp = <0x69>; | |
| qcom,hotplug-temp-hysteresis = <0xf>; | |
| qcom,freq-mitigation-temp = <0x69>; | |
| qcom,freq-mitigation-temp-hysteresis = <0xf>; | |
| qcom,freq-mitigation-value = <0xfd200>; | |
| qcom,therm-reset-temp = <0x73>; | |
| qcom,online-hotplug-core; | |
| qcom,synchronous-cluster-id = <0x0 0x1>; | |
| qcom,synchronous-cluster-map = <0x0 0x4 0x2 0x3 0x4 0x5 0x1 0x4 0x6 0x7 0x8 0x9>; | |
| qcom,disable-cx-phase-ctrl; | |
| qcom,disable-gfx-phase-ctrl; | |
| qcom,disable-vdd-mx; | |
| qcom,disable-psm; | |
| qcom,disable-ocr; | |
| qcom,vdd-restriction-temp = <0x5>; | |
| qcom,vdd-restriction-temp-hysteresis = <0xa>; | |
| vdd-dig-supply = <0xc7>; | |
| vdd-gfx-supply = <0xc8>; | |
| qcom,vdd-dig-rstr { | |
| qcom,vdd-rstr-reg = "vdd-dig"; | |
| qcom,levels = <0x100 0x200 0x200>; | |
| qcom,min-level = <0x0>; | |
| }; | |
| qcom,vdd-gfx-rstr { | |
| qcom,vdd-rstr-reg = "vdd-gfx"; | |
| qcom,levels = <0x5 0x7 0x7>; | |
| qcom,min-level = <0x1>; | |
| }; | |
| qcom,vdd-apps-rstr { | |
| qcom,vdd-rstr-reg = "vdd-apps"; | |
| qcom,levels = <0x19c800>; | |
| qcom,freq-req; | |
| linux,phandle = <0xc9>; | |
| phandle = <0xc9>; | |
| }; | |
| }; | |
| qcom,bcl { | |
| compatible = "qcom,bcl"; | |
| qcom,bcl-enable; | |
| qcom,bcl-framework-interface; | |
| qcom,bcl-freq-control-list = <0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9>; | |
| qcom,bcl-hotplug-list = <0x8 0x9>; | |
| qcom,bcl-soc-hotplug-list = <0x6 0x7 0x8 0x9>; | |
| qcom,ibat-monitor { | |
| qcom,low-threshold-uamp = <0x33e140>; | |
| qcom,high-threshold-uamp = <0x401640>; | |
| qcom,mitigation-freq-khz = <0x19c800>; | |
| qcom,vph-high-threshold-uv = <0x3567e0>; | |
| qcom,vph-low-threshold-uv = <0x30d400>; | |
| qcom,soc-low-threshold = <0xa>; | |
| qcom,thermal-handle = <0xc9>; | |
| }; | |
| }; | |
| qcom,msm-core@a0000 { | |
| compatible = "qcom,apss-core-ea"; | |
| reg = <0xa0000 0x1000>; | |
| qcom,low-hyst-temp = <0x64>; | |
| qcom,high-hyst-temp = <0x64>; | |
| ea0 { | |
| sensor = <0xbf>; | |
| linux,phandle = <0xc>; | |
| phandle = <0xc>; | |
| }; | |
| ea1 { | |
| sensor = <0xc0>; | |
| linux,phandle = <0x11>; | |
| phandle = <0x11>; | |
| }; | |
| ea2 { | |
| sensor = <0xc1>; | |
| linux,phandle = <0x14>; | |
| phandle = <0x14>; | |
| }; | |
| ea3 { | |
| sensor = <0xc2>; | |
| linux,phandle = <0x17>; | |
| phandle = <0x17>; | |
| }; | |
| ea4 { | |
| sensor = <0xc3>; | |
| linux,phandle = <0x1a>; | |
| phandle = <0x1a>; | |
| }; | |
| ea5 { | |
| sensor = <0xc4>; | |
| linux,phandle = <0x1f>; | |
| phandle = <0x1f>; | |
| }; | |
| ea6 { | |
| sensor = <0xc5>; | |
| linux,phandle = <0x22>; | |
| phandle = <0x22>; | |
| }; | |
| ea7 { | |
| sensor = <0xc6>; | |
| linux,phandle = <0x25>; | |
| phandle = <0x25>; | |
| }; | |
| }; | |
| serial@78af000 { | |
| compatible = "qcom,msm-lsuart-v14"; | |
| reg = <0x78af000 0x200>; | |
| interrupts = <0x0 0x6b 0x0>; | |
| status = "ok"; | |
| clocks = <0x37 0xc7c62f90 0x37 0x8caa5b4f>; | |
| clock-names = "core_clk", "iface_clk"; | |
| pinctrl-names = "default"; | |
| pinctrl-0 = <0xca>; | |
| }; | |
| uart@78b0000 { | |
| compatible = "qcom,msm-hsuart-v14"; | |
| reg = <0x78b0000 0x200 0x7884000 0x1f000>; | |
| reg-names = "core_mem", "bam_mem"; | |
| interrupt-names = "core_irq", "bam_irq", "wakeup_irq"; | |
| #address-cells = <0x0>; | |
| interrupt-parent = <0xcb>; | |
| interrupts = <0x0 0x1 0x2>; | |
| #interrupt-cells = <0x1>; | |
| interrupt-map-mask = <0xffffffff>; | |
| interrupt-map = <0x0 0x1 0x0 0x6c 0x0 0x1 0x1 0x0 0xee 0x0 0x2 0xbe 0xd 0x0>; | |
| qcom,inject-rx-on-wakeup; | |
| qcom,rx-char-to-inject = <0xfd>; | |
| qcom,master-id = <0x56>; | |
| clock-names = "core_clk", "iface_clk"; | |
| clocks = <0x37 0xf8a61c96 0x37 0x8caa5b4f>; | |
| pinctrl-names = "sleep", "default"; | |
| pinctrl-0 = <0xcc>; | |
| pinctrl-1 = <0xcd>; | |
| qcom,bam-tx-ep-pipe-index = <0x2>; | |
| qcom,bam-rx-ep-pipe-index = <0x3>; | |
| qcom,msm-bus,name = "blsp1_uart1"; | |
| qcom,msm-bus,num-cases = <0x2>; | |
| qcom,msm-bus,num-paths = <0x1>; | |
| qcom,msm-bus,vectors-KBps = <0x56 0x200 0x0 0x0 0x56 0x200 0x1f4 0x320>; | |
| status = "disabled"; | |
| linux,phandle = <0xcb>; | |
| phandle = <0xcb>; | |
| }; | |
| uart@7aef000 { | |
| compatible = "qcom,msm-hsuart-v14"; | |
| reg = <0x7aef000 0x200 0x7ac4000 0x1f000>; | |
| reg-names = "core_mem", "bam_mem"; | |
| interrupt-names = "core_irq", "bam_irq", "wakeup_irq"; | |
| #address-cells = <0x0>; | |
| interrupt-parent = <0xce>; | |
| interrupts = <0x0 0x1 0x2>; | |
| #interrupt-cells = <0x1>; | |
| interrupt-map-mask = <0xffffffff>; | |
| interrupt-map = <0x0 0x1 0x0 0x132 0x0 0x1 0x1 0x0 0xef 0x0 0x2 0xbe 0x11 0x0>; | |
| qcom,inject-rx-on-wakeup; | |
| qcom,rx-char-to-inject = <0xfd>; | |
| qcom,master-id = <0x54>; | |
| clock-names = "core_clk", "iface_clk"; | |
| clocks = <0x37 0x8c3512ff 0x37 0x8f283c1d>; | |
| pinctrl-names = "sleep", "default"; | |
| pinctrl-0 = <0xcf>; | |
| pinctrl-1 = <0xd0>; | |
| qcom,bam-tx-ep-pipe-index = <0x0>; | |
| qcom,bam-rx-ep-pipe-index = <0x1>; | |
| qcom,msm-bus,name = "blsp2_uart0"; | |
| qcom,msm-bus,num-cases = <0x2>; | |
| qcom,msm-bus,num-paths = <0x1>; | |
| qcom,msm-bus,vectors-KBps = <0x54 0x200 0x0 0x0 0x54 0x200 0x1f4 0x320>; | |
| status = "disabled"; | |
| linux,phandle = <0xce>; | |
| phandle = <0xce>; | |
| }; | |
| qcom,sps-dma@7884000 { | |
| #dma-cells = <0x4>; | |
| compatible = "qcom,sps-dma"; | |
| reg = <0x7884000 0x1f000>; | |
| interrupts = <0x0 0xee 0x0>; | |
| qcom,summing-threshold = <0xa>; | |
| linux,phandle = <0xdc>; | |
| phandle = <0xdc>; | |
| }; | |
| qcom,sps-dma@7ac4000 { | |
| #dma-cells = <0x4>; | |
| compatible = "qcom,sps-dma"; | |
| reg = <0x7ac4000 0x1f000>; | |
| interrupts = <0x0 0xef 0x0>; | |
| qcom,summing-threshold = <0xa>; | |
| linux,phandle = <0xf4>; | |
| phandle = <0xf4>; | |
| }; | |
| spi@78b7000 { | |
| compatible = "qcom,spi-qup-v2"; | |
| #address-cells = <0x1>; | |
| #size-cells = <0x0>; | |
| reg-names = "spi_physical", "spi_bam_physical"; | |
| reg = <0x78b7000 0x600 0x7884000 0x1f000>; | |
| interrupt-names = "spi_irq", "spi_bam_irq"; | |
| interrupts = <0x0 0x61 0x0 0x0 0xee 0x0>; | |
| spi-max-frequency = <0x124f800>; | |
| pinctrl-names = "spi_default", "spi_sleep"; | |
| pinctrl-0 = <0xd1 0xd2>; | |
| pinctrl-1 = <0xd3 0xd4>; | |
| clocks = <0x37 0x8caa5b4f 0x37 0xfb978880>; | |
| clock-names = "iface_clk", "core_clk"; | |
| qcom,infinite-mode = <0x0>; | |
| qcom,use-bam; | |
| qcom,use-pinctrl; | |
| qcom,ver-reg-exists; | |
| qcom,bam-consumer-pipe-index = <0x8>; | |
| qcom,bam-producer-pipe-index = <0x9>; | |
| qcom,master-id = <0x56>; | |
| }; | |
| spi@7af6000 { | |
| compatible = "qcom,spi-qup-v2"; | |
| #address-cells = <0x1>; | |
| #size-cells = <0x0>; | |
| reg-names = "spi_physical", "spi_bam_physical"; | |
| reg = <0x7af6000 0x600 0x7ac4000 0x1f000>; | |
| interrupt-names = "spi_irq", "spi_bam_irq"; | |
| interrupts = <0x0 0x12c 0x0 0x0 0xef 0x0>; | |
| spi-max-frequency = <0x2faf080>; | |
| pinctrl-names = "spi_default", "spi_sleep"; | |
| pinctrl-0 = <0xd5 0xd6>; | |
| pinctrl-1 = <0xd7 0xd8>; | |
| clocks = <0x37 0x8f283c1d 0x37 0xbf54ca6d>; | |
| clock-names = "iface_clk", "core_clk"; | |
| qcom,infinite-mode = <0x0>; | |
| qcom,use-bam; | |
| qcom,use-pinctrl; | |
| qcom,ver-reg-exists; | |
| qcom,bam-consumer-pipe-index = <0x6>; | |
| qcom,bam-producer-pipe-index = <0x7>; | |
| qcom,master-id = <0x54>; | |
| status = "ok"; | |
| peel_ir@0 { | |
| compatible = "peel_ir"; | |
| reg = <0x0>; | |
| spi-max-frequency = <0x124f800>; | |
| vdd-supply = <0xd9>; | |
| peel_ir,reg-id = "vdd"; | |
| peel_ir,lr-gpio = <0x49>; | |
| peel_ir,lr-gpio-valid = <0x0>; | |
| peel_ir,spi-bpw = <0x20>; | |
| peel_ir,spi-clk-speed = <0xea600>; | |
| peel_ir,spi-mode = <0x0>; | |
| peel_ir,peel-field = <0x929>; | |
| status = "ok"; | |
| }; | |
| }; | |
| i2c@78b6000 { | |
| compatible = "qcom,i2c-msm-v2"; | |
| #address-cells = <0x1>; | |
| #size-cells = <0x0>; | |
| reg-names = "qup_phys_addr"; | |
| reg = <0x78b6000 0x600>; | |
| interrupt-names = "qup_irq"; | |
| interrupts = <0x0 0x60 0x0>; | |
| qcom,clk-freq-out = <0x61a80>; | |
| qcom,clk-freq-in = <0x124f800>; | |
| clock-names = "iface_clk", "core_clk"; | |
| clocks = <0x37 0x8caa5b4f 0x37 0x1076f220>; | |
| pinctrl-names = "i2c_active", "i2c_sleep"; | |
| pinctrl-0 = <0xda>; | |
| pinctrl-1 = <0xdb>; | |
| qcom,noise-rjct-scl = <0x0>; | |
| qcom,noise-rjct-sda = <0x0>; | |
| qcom,master-id = <0x56>; | |
| dmas = <0xdc 0x6 0x40 0x20000020 0x20 0xdc 0x7 0x20 0x20000020 0x20>; | |
| dma-names = "tx", "rx"; | |
| status = "okay"; | |
| adv7533@39 { | |
| compatible = "adv7533"; | |
| reg = <0x39>; | |
| instance_id = <0x0>; | |
| adi,video-mode = <0x3>; | |
| adi,main-addr = <0x39>; | |
| adi,cec-dsi-addr = <0x3c>; | |
| adi,enable-audio; | |
| pinctrl-names = "pmx_adv7533_active", "pmx_adv7533_suspend"; | |
| pinctrl-0 = <0xdd>; | |
| pinctrl-1 = <0xde>; | |
| adi,irq-gpio = <0xbe 0x5a 0x2002>; | |
| hpd-5v-en-supply = <0xdf>; | |
| qcom,supply-names = "hpd-5v-en"; | |
| qcom,min-voltage-level = <0x0>; | |
| qcom,max-voltage-level = <0x0>; | |
| qcom,enable-load = <0x0>; | |
| qcom,disable-load = <0x0>; | |
| }; | |
| spkamp@3a { | |
| compatible = "maxim,max98927L"; | |
| status = "okay"; | |
| reg = <0x3a>; | |
| mono_stereo_mode = <0x0>; | |
| interleave_mode = <0x0>; | |
| vmon-l-slot = <0x1>; | |
| imon-l-slot = <0x1>; | |
| vmon-r-slot = <0x1>; | |
| imon-r-slot = <0x1>; | |
| maxim,98927-reset-gpio = <0xbe 0x56 0x0>; | |
| }; | |
| wsa881x-i2c-codec@e { | |
| status = "disabled"; | |
| compatible = "qcom,wsa881x-i2c-codec"; | |
| reg = <0xe>; | |
| qcom,msm-gpios = "wsa_clk", "wsa_reset", "wsa_vi"; | |
| qcom,pinctrl-names = "all_off", "wsa_clk", "wsa_active", "wsa_clk_active", "wsa_vi", "wsa_clk_vi", "wsa_active_vi", "wsa_all"; | |
| pinctrl-names = "all_off", "wsa_clk", "wsa_active", "wsa_clk_active", "wsa_vi", "wsa_clk_vi", "wsa_active_vi", "wsa_all"; | |
| pinctrl-0 = <0xe0 0xe1 0xe2>; | |
| pinctrl-1 = <0xe3 0xe1 0xe2>; | |
| pinctrl-2 = <0xe0 0xe4 0xe2>; | |
| pinctrl-3 = <0xe3 0xe4 0xe2>; | |
| pinctrl-4 = <0xe0 0xe1 0xe5>; | |
| pinctrl-5 = <0xe3 0xe1 0xe5>; | |
| pinctrl-6 = <0xe0 0xe4 0xe5>; | |
| pinctrl-7 = <0xe3 0xe4 0xe5>; | |
| }; | |
| wsa881x-i2c-codec@44 { | |
| status = "disabled"; | |
| compatible = "qcom,wsa881x-i2c-codec"; | |
| reg = <0x44>; | |
| }; | |
| wsa881x-i2c-codec@f { | |
| status = "disabled"; | |
| compatible = "qcom,wsa881x-i2c-codec"; | |
| reg = <0xf>; | |
| qcom,msm-gpios = "wsa_clk", "wsa_reset", "wsa_vi"; | |
| qcom,pinctrl-names = "all_off", "wsa_clk", "wsa_active", "wsa_clk_active", "wsa_vi", "wsa_clk_vi", "wsa_active_vi", "wsa_all"; | |
| pinctrl-names = "all_off", "wsa_clk", "wsa_active", "wsa_clk_active", "wsa_vi", "wsa_clk_vi", "wsa_active_vi", "wsa_all"; | |
| pinctrl-0 = <0xe0 0xe1 0xe2>; | |
| pinctrl-1 = <0xe3 0xe1 0xe2>; | |
| pinctrl-2 = <0xe0 0xe4 0xe2>; | |
| pinctrl-3 = <0xe3 0xe4 0xe2>; | |
| pinctrl-4 = <0xe0 0xe1 0xe5>; | |
| pinctrl-5 = <0xe3 0xe1 0xe5>; | |
| pinctrl-6 = <0xe0 0xe4 0xe5>; | |
| pinctrl-7 = <0xe3 0xe4 0xe5>; | |
| }; | |
| wsa881x-i2c-codec@45 { | |
| status = "disabled"; | |
| compatible = "qcom,wsa881x-i2c-codec"; | |
| reg = <0x45>; | |
| }; | |
| aw2013@45 { | |
| compatible = "awinic"; | |
| reg = <0x45>; | |
| vdd-supply = <0xe6>; | |
| vcc-supply = <0xe7>; | |
| aw2013,red { | |
| aw2013,name = "red"; | |
| aw2013,id = <0x0>; | |
| aw2013,max-brightness = <0x96>; | |
| aw2013,max-current = <0x1>; | |
| aw2013,rise-time-ms = <0x3>; | |
| aw2013,hold-time-ms = <0x1>; | |
| aw2013,fall-time-ms = <0x3>; | |
| aw2013,off-time-ms = <0x3>; | |
| }; | |
| aw2013,green { | |
| aw2013,name = "green"; | |
| aw2013,id = <0x1>; | |
| aw2013,max-brightness = <0x96>; | |
| aw2013,max-current = <0x1>; | |
| aw2013,rise-time-ms = <0x3>; | |
| aw2013,hold-time-ms = <0x1>; | |
| aw2013,fall-time-ms = <0x3>; | |
| aw2013,off-time-ms = <0x3>; | |
| }; | |
| aw2013,blue { | |
| aw2013,name = "blue"; | |
| aw2013,id = <0x2>; | |
| aw2013,max-brightness = <0x96>; | |
| aw2013,max-current = <0x1>; | |
| aw2013,rise-time-ms = <0x3>; | |
| aw2013,hold-time-ms = <0x1>; | |
| aw2013,fall-time-ms = <0x3>; | |
| aw2013,off-time-ms = <0x3>; | |
| }; | |
| }; | |
| }; | |
| i2c@78b7000 { | |
| compatible = "qcom,i2c-msm-v2"; | |
| #address-cells = <0x1>; | |
| #size-cells = <0x0>; | |
| reg-names = "qup_phys_addr"; | |
| reg = <0x78b7000 0x600>; | |
| interrupt-names = "qup_irq"; | |
| interrupts = <0x0 0x61 0x0>; | |
| qcom,clk-freq-out = <0x61a80>; | |
| qcom,clk-freq-in = <0x124f800>; | |
| clock-names = "iface_clk", "core_clk"; | |
| clocks = <0x37 0x8caa5b4f 0x37 0x9e25ac82>; | |
| pinctrl-names = "i2c_active", "i2c_sleep"; | |
| pinctrl-0 = <0xe8>; | |
| pinctrl-1 = <0xe9>; | |
| qcom,noise-rjct-scl = <0x0>; | |
| qcom,noise-rjct-sda = <0x0>; | |
| qcom,master-id = <0x56>; | |
| dmas = <0xdc 0x8 0x40 0x20000020 0x20 0xdc 0x9 0x20 0x20000020 0x20>; | |
| dma-names = "tx", "rx"; | |
| status = "ok"; | |
| focaltech@38 { | |
| compatible = "focaltech,5435"; | |
| reg = <0x38>; | |
| interrupt-parent = <0xbe>; | |
| interrupts = <0x41 0x2>; | |
| vdd-supply = <0xe6>; | |
| vcc_i2c-supply = <0xea>; | |
| pinctrl-names = "pmx_ts_active", "pmx_ts_suspend", "pmx_ts_release"; | |
| pinctrl-0 = <0xeb 0xec>; | |
| pinctrl-1 = <0xed 0xee>; | |
| pinctrl-2 = <0xef>; | |
| focaltech,name = "ft5435"; | |
| focaltech,family-id = <0x54>; | |
| focaltech,reset-gpio = <0xbe 0x40 0x0>; | |
| focaltech,irq-gpio = <0xbe 0x41 0x2008>; | |
| focaltech,display-coords = <0x0 0x0 0x438 0x780>; | |
| focaltech,panel-coords = <0x0 0x0 0x438 0x780>; | |
| focaltech,no-force-update; | |
| focaltech,i2c-pull-up; | |
| focaltech,group-id = <0x1>; | |
| focaltech,hard-reset-delay-ms = <0xc8>; | |
| focaltech,soft-reset-delay-ms = <0xc8>; | |
| focaltech,num-max-touches = <0xa>; | |
| focaltech,fw-delay-aa-ms = <0x2>; | |
| focaltech,fw-delay-55-ms = <0x2>; | |
| focaltech,fw-upgrade-id1 = <0x54>; | |
| focaltech,fw-upgrade-id2 = <0x2c>; | |
| focaltech,fw-delay-readid-ms = <0xa>; | |
| focaltech,fw-delay-era-flsh-ms = <0x7d0>; | |
| focaltech,fw-auto-cal; | |
| focaltech,fw-vkey-support; | |
| focaltech,resume-in-workqueue; | |
| focaltech,num-virtual-key = <0x3>; | |
| focal,virtual_key_1 = <0xac 0x1f4 0x7f8>; | |
| focal,virtual_key_2 = <0x8b 0xc8 0x7f8>; | |
| focal,virtual_key_3 = <0x9e 0x320 0x7f8>; | |
| }; | |
| focaltech@40 { | |
| compatible = "focaltech,fts"; | |
| reg = <0x40>; | |
| interrupt-parent = <0xbe>; | |
| interrupts = <0x41 0x2>; | |
| focaltech,reset-gpio = <0xbe 0x40 0x0>; | |
| focaltech,irq-gpio = <0xbe 0x41 0x0>; | |
| focaltech,max-touch-number = <0xa>; | |
| focaltech,display-coords = <0x0 0x0 0x438 0x780>; | |
| focaltech,have-key; | |
| focaltech,key-number = <0x3>; | |
| focaltech,keys = <0x8b 0xac 0x9e>; | |
| focaltech,key-y-coord = <0x7f2>; | |
| focaltech,key-x-coords = <0x384 0x21c 0xb4>; | |
| }; | |
| vituralsar@33 { | |
| compatible = "virtualsar,sar"; | |
| reg = <0x33>; | |
| interrupt-parent = <0xbe>; | |
| interrupts = <0x82 0x2>; | |
| vituralsar,irq-gpio = <0xbe 0x82 0x2008>; | |
| }; | |
| imagis@50 { | |
| compatible = "imagis,ist30xx-ts"; | |
| reg = <0x50>; | |
| interrupt-parent = <0xbe>; | |
| interrupts = <0x41 0x2>; | |
| vdd-supply = <0xe6>; | |
| vcc_i2c-supply = <0xea>; | |
| pinctrl-names = "pmx_ts_active", "pmx_ts_suspend", "pmx_ts_release"; | |
| pinctrl-0 = <0xeb 0xec>; | |
| pinctrl-1 = <0xed 0xee>; | |
| pinctrl-2 = <0xef>; | |
| imagis,reset-gpio = <0xbe 0x40 0x0>; | |
| imagis,irq-gpio = <0xbe 0x41 0x2008>; | |
| imagis,i2c-pull-up; | |
| }; | |
| synaptics_dsx@20 { | |
| compatible = "synaptics,dsx-i2c"; | |
| reg = <0x20>; | |
| interrupt-parent = <0xbe>; | |
| interrupts = <0x41 0x2>; | |
| vdd-supply = <0xe6>; | |
| avdd-supply = <0xea>; | |
| pinctrl-names = "pmx_ts_active", "pmx_ts_suspend"; | |
| pinctrl-0 = <0xeb 0xec>; | |
| pinctrl-1 = <0xf0 0xf1>; | |
| synaptics,pwr-reg-name = "avdd"; | |
| synaptics,bus-reg-name = "vdd"; | |
| synaptics,ub-i2c-addr = <0x2c>; | |
| synaptics,irq-gpio = <0xbe 0x41 0x2008>; | |
| synaptics,rst-gpio = <0xbe 0x40 0x0>; | |
| synaptics,irq-on-state = <0x0>; | |
| synaptics,power-delay-ms = <0xc8>; | |
| synaptics,reset-delay-ms = <0xc8>; | |
| synaptics,reset-on-state = <0x0>; | |
| synaptics,reset-active-ms = <0x14>; | |
| synaptics,cap-button-codes = <0x8b 0xac 0x9e>; | |
| }; | |
| }; | |
| i2c@7af5000 { | |
| compatible = "qcom,i2c-msm-v2"; | |
| #address-cells = <0x1>; | |
| #size-cells = <0x0>; | |
| reg-names = "qup_phys_addr"; | |
| reg = <0x7af5000 0x600>; | |
| interrupt-names = "qup_irq"; | |
| interrupts = <0x0 0x12b 0x0>; | |
| qcom,clk-freq-out = <0x61a80>; | |
| qcom,clk-freq-in = <0x124f800>; | |
| clock-names = "iface_clk", "core_clk"; | |
| clocks = <0x37 0x8f283c1d 0x37 0x9ace11dd>; | |
| pinctrl-names = "i2c_active", "i2c_sleep"; | |
| pinctrl-0 = <0xf2>; | |
| pinctrl-1 = <0xf3>; | |
| qcom,noise-rjct-scl = <0x0>; | |
| qcom,noise-rjct-sda = <0x0>; | |
| qcom,master-id = <0x54>; | |
| dmas = <0xf4 0x4 0x40 0x20000020 0x20 0xf4 0x5 0x20 0x20000020 0x20>; | |
| dma-names = "tx", "rx"; | |
| nq@28 { | |
| compatible = "qcom,nq-nci"; | |
| reg = <0x28>; | |
| qcom,nq-irq = <0xbe 0x11 0x0>; | |
| qcom,nq-ven = <0xbe 0x10 0x0>; | |
| qcom,nq-firm = <0xbe 0x3e 0x0>; | |
| qcom,nq-clkreq = <0xf5 0x2 0x0>; | |
| interrupt-parent = <0xbe>; | |
| qcom,clk-src = "BBCLK2"; | |
| interrupts = <0x11 0x0>; | |
| interrupt-names = "nfc_irq"; | |
| pinctrl-names = "nfc_active", "nfc_suspend"; | |
| pinctrl-0 = <0xf6 0xf7>; | |
| pinctrl-1 = <0xf8 0xf9>; | |
| clocks = <0x37 0x498938e5>; | |
| clock-names = "ref_clk"; | |
| }; | |
| }; | |
| slim@c140000 { | |
| cell-index = <0x1>; | |
| compatible = "qcom,slim-ngd"; | |
| reg = <0xc140000 0x2c000 0xc104000 0x2a000>; | |
| reg-names = "slimbus_physical", "slimbus_bam_physical"; | |
| interrupts = <0x0 0xa3 0x0 0x0 0xb4 0x0>; | |
| interrupt-names = "slimbus_irq", "slimbus_bam_irq"; | |
| qcom,apps-ch-pipes = <0x600000>; | |
| qcom,ea-pc = <0x200>; | |
| status = "disable"; | |
| msm_dai_slim { | |
| status = "disable"; | |
| compatible = "qcom,msm-dai-slim"; | |
| elemental-addr = [ff ff ff fe 17 02]; | |
| }; | |
| tasha_codec { | |
| status = "disable"; | |
| compatible = "qcom,tasha-slim-pgd"; | |
| elemental-addr = [00 01 a0 01 17 02]; | |
| interrupt-parent = <0xfa>; | |
| interrupts = <0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9 0xa 0xb 0xc 0xd 0xe 0xf 0x10 0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c 0x1d 0x1e>; | |
| qcom,wcd-rst-gpio-node = <0xfb>; | |
| clock-names = "wcd_clk", "wcd_native_clk"; | |
| clocks = <0xfc 0xb7ba2274 0xfc 0xf0fbaf5b>; | |
| qcom,cdc-static-supplies = "cdc-vdd-buck", "cdc-buck-sido", "cdc-vdd-tx-h", "cdc-vdd-rx-h", "cdc-vdd-px"; | |
| qcom,cdc-on-demand-supplies = "cdc-vdd-mic-bias"; | |
| qcom,cdc-micbias1-mv = <0x708>; | |
| qcom,cdc-micbias2-mv = <0x708>; | |
| qcom,cdc-micbias3-mv = <0x708>; | |
| qcom,cdc-micbias4-mv = <0x708>; | |
| qcom,cdc-mclk-clk-rate = <0x927c00>; | |
| qcom,cdc-slim-ifd = "tasha-slim-ifd"; | |
| qcom,cdc-slim-ifd-elemental-addr = [00 00 a0 01 17 02]; | |
| qcom,cdc-dmic-sample-rate = <0x249f00>; | |
| qcom,cdc-reset-gpio = <0xbe 0x43 0x0>; | |
| cdc-vdd-buck-supply = <0xfd>; | |
| qcom,cdc-vdd-buck-voltage = <0x1b7740 0x1b7740>; | |
| qcom,cdc-vdd-buck-current = <0x9eb10>; | |
| cdc-buck-sido-supply = <0xfd>; | |
| qcom,cdc-buck-sido-voltage = <0x1b7740 0x1b7740>; | |
| qcom,cdc-buck-sido-current = <0x249f0>; | |
| cdc-vdd-tx-h-supply = <0xfd>; | |
| qcom,cdc-vdd-tx-h-voltage = <0x1b7740 0x1b7740>; | |
| qcom,cdc-vdd-tx-h-current = <0x61a8>; | |
| cdc-vdd-rx-h-supply = <0xfd>; | |
| qcom,cdc-vdd-rx-h-voltage = <0x1b7740 0x1b7740>; | |
| qcom,cdc-vdd-rx-h-current = <0x61a8>; | |
| cdc-vdd-px-supply = <0xfd>; | |
| qcom,cdc-vdd-px-voltage = <0x1b7740 0x1b7740>; | |
| qcom,cdc-vdd-px-current = <0x2710>; | |
| cdc-vdd-mic-bias-supply = <0xfe>; | |
| qcom,cdc-vdd-mic-bias-voltage = <0x2faf08 0x2faf08>; | |
| qcom,cdc-vdd-mic-bias-current = <0x3a98>; | |
| swr_master { | |
| compatible = "qcom,swr-wcd"; | |
| #address-cells = <0x2>; | |
| #size-cells = <0x0>; | |
| wsa881x@20170211 { | |
| compatible = "qcom,wsa881x"; | |
| reg = <0x0 0x20170211>; | |
| qcom,spkr-sd-n-gpio = <0xbe 0x60 0x0>; | |
| linux,phandle = <0x17e>; | |
| phandle = <0x17e>; | |
| }; | |
| wsa881x@20170212 { | |
| compatible = "qcom,wsa881x"; | |
| reg = <0x0 0x20170212>; | |
| qcom,spkr-sd-n-gpio = <0xbe 0x60 0x0>; | |
| }; | |
| wsa881x@21170213 { | |
| compatible = "qcom,wsa881x"; | |
| reg = <0x0 0x21170213>; | |
| qcom,spkr-sd-n-gpio = <0xbe 0x60 0x0>; | |
| linux,phandle = <0x17f>; | |
| phandle = <0x17f>; | |
| }; | |
| wsa881x@21170214 { | |
| compatible = "qcom,wsa881x"; | |
| reg = <0x0 0x21170214>; | |
| qcom,spkr-sd-n-gpio = <0xbe 0x60 0x0>; | |
| }; | |
| }; | |
| }; | |
| }; | |
| dcc@b3000 { | |
| compatible = "qcom,dcc"; | |
| reg = <0xb3000 0x1000 0xb4000 0x800>; | |
| reg-names = "dcc-base", "dcc-ram-base"; | |
| clocks = <0x37 0xd1000c50>; | |
| clock-names = "dcc_clk"; | |
| qcom,save-reg; | |
| }; | |
| qcom,gcc@1800000 { | |
| compatible = "qcom,gcc-8953"; | |
| reg = <0x1800000 0x80000 0xa4124 0x8>; | |
| reg-names = "cc_base", "efuse"; | |
| vdd_dig-supply = <0xff>; | |
| #clock-cells = <0x1>; | |
| linux,phandle = <0x37>; | |
| phandle = <0x37>; | |
| }; | |
| qcom,gcc-mdss@1800000 { | |
| compatible = "qcom,gcc-mdss-8953"; | |
| reg = <0x1800000 0x80000>; | |
| reg-names = "cc_base"; | |
| clock-names = "pclk0_src", "pclk1_src", "byte0_src", "byte1_src"; | |
| clocks = <0x100 0x792379e1 0x101 0x36458019 0x100 0x60e83f06 0x101 0xb5a42b7b>; | |
| #clock-cells = <0x1>; | |
| linux,phandle = <0x1ab>; | |
| phandle = <0x1ab>; | |
| }; | |
| qcom,cc-debug@1874000 { | |
| compatible = "qcom,cc-debug-8953"; | |
| reg = <0x1874000 0x4>; | |
| reg-names = "cc_base"; | |
| clocks = <0xb3 0x61a2945f>; | |
| clock-names = "debug_cpu_clk"; | |
| #clock-cells = <0x1>; | |
| linux,phandle = <0x10c>; | |
| phandle = <0x10c>; | |
| }; | |
| qcom,gcc-gfx@1800000 { | |
| compatible = "qcom,gcc-gfx-8953"; | |
| reg = <0x1800000 0x80000>; | |
| reg-names = "cc_base"; | |
| vdd_gfx-supply = <0xc8>; | |
| qcom,gfxfreq-corner = <0x0 0x0 0x7f27450 0x1 0xcdfe600 0x2 0x1312d000 0x3 0x17d78400 0x4 0x1e65fb80 0x5 0x2160ec00 0x6 0x26be3680 0x7>; | |
| #clock-cells = <0x1>; | |
| linux,phandle = <0x38>; | |
| phandle = <0x38>; | |
| }; | |
| qcom,cpu-clock-8953@b116000 { | |
| compatible = "qcom,cpu-clock-8953"; | |
| reg = <0xb114000 0x68 0xb014000 0x68 0xb116000 0x400 0xb111050 0x8 0xb011050 0x8 0xb1d1050 0x8 0xa4124 0x8>; | |
| reg-names = "rcgwr-c0-base", "rcgwr-c1-base", "c0-pll", "c0-mux", "c1-mux", "cci-mux", "efuse"; | |
| vdd-mx-supply = <0x102>; | |
| vdd-cl-supply = <0x103>; | |
| clocks = <0x37 0x2fdd2c7c>; | |
| clock-names = "xo_a"; | |
| qcom,num-clusters = <0x2>; | |
| qcom,speed0-bin-v0-cl = <0x0 0x0 0x26e8f000 0x1 0x3dcc5000 0x2 0x538ab800 0x3 0x64b54000 0x4 0x6b931000 0x5 0x74bad000 0x6 0x7829b800 0x7>; | |
| qcom,speed0-bin-v0-cci = <0x0 0x0 0xf906000 0x1 0x18b82000 0x2 0x216ab000 0x3 0x28488000 0x4 0x2b07a000 0x5 0x2eb12000 0x6 0x3010b000 0x7>; | |
| qcom,speed2-bin-v0-cl = <0x0 0x0 0x26e8f000 0x1 0x3dcc5000 0x2 0x538ab800 0x3 0x64b54000 0x4 0x6b931000 0x5 0x74bad000 0x6 0x7829b800 0x7>; | |
| qcom,speed2-bin-v0-cci = <0x0 0x0 0xf906000 0x1 0x18b82000 0x2 0x216ab000 0x3 0x28488000 0x4 0x2b07a000 0x5 0x2eb12000 0x6 0x3010b000 0x7>; | |
| qcom,speed7-bin-v0-cl = <0x0 0x0 0x26e8f000 0x1 0x3dcc5000 0x2 0x538ab800 0x3 0x64b54000 0x4 0x6b931000 0x5 0x74bad000 0x6 0x7829b800 0x7 0x802c8000 0x8 0x839b6800 0x9>; | |
| qcom,speed7-bin-v0-cci = <0x0 0x0 0xf906000 0x1 0x18b82000 0x2 0x216ab000 0x3 0x28488000 0x4 0x2b07a000 0x5 0x2eb12000 0x6 0x3010b000 0x7 0x33450000 0x8 0x34a49000 0x9>; | |
| qcom,speed6-bin-v0-cl = <0x0 0x0 0x26e8f000 0x1 0x3dcc5000 0x2 0x538ab800 0x3 0x64b54000 0x4 0x6b931000 0x5>; | |
| qcom,speed6-bin-v0-cci = <0x0 0x0 0xf906000 0x1 0x18b82000 0x2 0x216ab000 0x3 0x28488000 0x4 0x2b07a000 0x5>; | |
| #clock-cells = <0x1>; | |
| linux,phandle = <0xb3>; | |
| phandle = <0xb3>; | |
| }; | |
| qcom,msm-cpufreq { | |
| compatible = "qcom,msm-cpufreq"; | |
| clock-names = "l2_clk", "cpu0_clk", "cpu1_clk", "cpu2_clk", "cpu3_clk", "cpu4_clk", "cpu5_clk", "cpu6_clk", "cpu7_clk"; | |
| clocks = <0xb3 0x96854074 0xb3 0x2e6af930 0xb3 0x2e6af930 0xb3 0x2e6af930 0xb3 0x2e6af930 0xb3 0x2e6af930 0xb3 0x2e6af930 0xb3 0x2e6af930 0xb3 0x2e6af930>; | |
| qcom,cpufreq-table = <0x9f600 0xfd200 0x156300 0x19c800 0x1b8a00 0x1de200 0x1ec300 0x20d000 0x21b100>; | |
| }; | |
| qcom,cpubw { | |
| compatible = "qcom,devbw"; | |
| governor = "cpufreq"; | |
| qcom,src-dst-ports = <0x1 0x200>; | |
| qcom,active-only; | |
| qcom,bw-tbl = <0x301 0x64b 0x84c 0xb71 0xc95 0x1098 0x1406 0x16e3 0x1808 0x192d 0x1bc0>; | |
| linux,phandle = <0x104>; | |
| phandle = <0x104>; | |
| }; | |
| qcom,mincpubw { | |
| compatible = "qcom,devbw"; | |
| governor = "cpufreq"; | |
| qcom,src-dst-ports = <0x1 0x200>; | |
| qcom,active-only; | |
| qcom,bw-tbl = <0x301 0x64b 0x84c 0xb71 0xc95 0x1098 0x1406 0x16e3 0x1808 0x192d 0x1bc0>; | |
| linux,phandle = <0x105>; | |
| phandle = <0x105>; | |
| }; | |
| qcom,cpu-bwmon { | |
| compatible = "qcom,bimc-bwmon2"; | |
| reg = <0x408000 0x300 0x401000 0x200>; | |
| reg-names = "base", "global_base"; | |
| interrupts = <0x0 0xb7 0x4>; | |
| qcom,mport = <0x0>; | |
| qcom,target-dev = <0x104>; | |
| }; | |
| devfreq-cpufreq { | |
| cpubw-cpufreq { | |
| target-dev = <0x104>; | |
| cpu-to-dev-map = <0x9f600 0x64b 0xfd200 0xc95 0x156300 0x16e3 0x19c800 0x192d 0x1b8a00 0x1bc0 0x1de200 0x1bc0 0x21b100 0x1bc0>; | |
| }; | |
| mincpubw-cpufreq { | |
| target-dev = <0x105>; | |
| cpu-to-dev-map = <0x9f600 0x64b 0x156300 0xc95 0x21b100 0x16e3>; | |
| }; | |
| }; | |
| qcom,rpm-smd { | |
| compatible = "qcom,rpm-smd"; | |
| rpm-channel-name = "rpm_requests"; | |
| rpm-channel-type = <0xf>; | |
| rpm-regulator-smpa1 { | |
| compatible = "qcom,rpm-smd-regulator-resource"; | |
| qcom,resource-name = "smpa"; | |
| qcom,resource-id = <0x1>; | |
| qcom,regulator-type = <0x1>; | |
| qcom,hpm-min-load = <0x186a0>; | |
| status = "okay"; | |
| regulator-s1 { | |
| compatible = "qcom,rpm-smd-regulator"; | |
| regulator-name = "pm8953_s1"; | |
| qcom,set = <0x3>; | |
| status = "okay"; | |
| regulator-min-microvolt = <0xd4670>; | |
| regulator-max-microvolt = <0x11a3a0>; | |
| qcom,init-voltage = <0xf4240>; | |
| linux,phandle = <0x129>; | |
| phandle = <0x129>; | |
| }; | |
| }; | |
| rpm-regulator-smpa2 { | |
| compatible = "qcom,rpm-smd-regulator-resource"; | |
| qcom,resource-name = "smpa"; | |
| qcom,resource-id = <0x2>; | |
| qcom,regulator-type = <0x1>; | |
| qcom,hpm-min-load = <0x186a0>; | |
| status = "okay"; | |
| regulator-s2 { | |
| compatible = "qcom,rpm-smd-regulator"; | |
| regulator-name = "pm8953_s2"; | |
| qcom,set = <0x3>; | |
| status = "disabled"; | |
| }; | |
| regulator-s2-level { | |
| compatible = "qcom,rpm-smd-regulator"; | |
| regulator-name = "pm8953_s2_level"; | |
| qcom,set = <0x3>; | |
| regulator-min-microvolt = <0x10>; | |
| regulator-max-microvolt = <0x180>; | |
| qcom,use-voltage-level; | |
| linux,phandle = <0xff>; | |
| phandle = <0xff>; | |
| }; | |
| regulator-s2-floor-level { | |
| compatible = "qcom,rpm-smd-regulator"; | |
| regulator-name = "pm8953_s2_floor_level"; | |
| qcom,set = <0x3>; | |
| regulator-min-microvolt = <0x10>; | |
| regulator-max-microvolt = <0x180>; | |
| qcom,use-voltage-floor-level; | |
| qcom,always-send-voltage; | |
| linux,phandle = <0xc7>; | |
| phandle = <0xc7>; | |
| }; | |
| regulator-s2-level-ao { | |
| compatible = "qcom,rpm-smd-regulator"; | |
| regulator-name = "pm8953_s2_level_ao"; | |
| qcom,set = <0x1>; | |
| regulator-min-microvolt = <0x10>; | |
| regulator-max-microvolt = <0x180>; | |
| qcom,use-voltage-level; | |
| }; | |
| }; | |
| rpm-regulator-smpa3 { | |
| compatible = "qcom,rpm-smd-regulator-resource"; | |
| qcom,resource-name = "smpa"; | |
| qcom,resource-id = <0x3>; | |
| qcom,regulator-type = <0x1>; | |
| qcom,hpm-min-load = <0x186a0>; | |
| status = "okay"; | |
| regulator-s3 { | |
| compatible = "qcom,rpm-smd-regulator"; | |
| regulator-name = "pm8953_s3"; | |
| qcom,set = <0x3>; | |
| status = "okay"; | |
| regulator-min-microvolt = <0x12b128>; | |
| regulator-max-microvolt = <0x12b128>; | |
| qcom,init-voltage = <0x12b128>; | |
| linux,phandle = <0x186>; | |
| phandle = <0x186>; | |
| }; | |
| }; | |
| rpm-regulator-smpa4 { | |
| compatible = "qcom,rpm-smd-regulator-resource"; | |
| qcom,resource-name = "smpa"; | |
| qcom,resource-id = <0x4>; | |
| qcom,regulator-type = <0x1>; | |
| qcom,hpm-min-load = <0x186a0>; | |
| status = "okay"; | |
| regulator-s4 { | |
| compatible = "qcom,rpm-smd-regulator"; | |
| regulator-name = "pm8953_s4"; | |
| qcom,set = <0x3>; | |
| status = "okay"; | |
| regulator-min-microvolt = <0x1cfde0>; | |
| regulator-max-microvolt = <0x1f47d0>; | |
| qcom,init-voltage = <0x1cfde0>; | |
| linux,phandle = <0x125>; | |
| phandle = <0x125>; | |
| }; | |
| }; | |
| rpm-regulator-smpa7 { | |
| compatible = "qcom,rpm-smd-regulator-resource"; | |
| qcom,resource-name = "smpa"; | |
| qcom,resource-id = <0x7>; | |
| qcom,regulator-type = <0x1>; | |
| qcom,hpm-min-load = <0x186a0>; | |
| status = "okay"; | |
| regulator-s7 { | |
| compatible = "qcom,rpm-smd-regulator"; | |
| regulator-name = "pm8953_s7"; | |
| qcom,set = <0x3>; | |
| status = "disabled"; | |
| }; | |
| regulator-s7-level { | |
| compatible = "qcom,rpm-smd-regulator"; | |
| regulator-name = "pm8953_s7_level"; | |
| qcom,set = <0x3>; | |
| regulator-min-microvolt = <0x10>; | |
| regulator-max-microvolt = <0x180>; | |
| qcom,init-voltage-level = <0x10>; | |
| qcom,use-voltage-level; | |
| qcom,always-send-voltage; | |
| }; | |
| regulator-s7-level-ao { | |
| compatible = "qcom,rpm-smd-regulator"; | |
| regulator-name = "pm8953_s7_level_ao"; | |
| qcom,set = <0x1>; | |
| regulator-min-microvolt = <0x10>; | |
| regulator-max-microvolt = <0x180>; | |
| qcom,use-voltage-level; | |
| qcom,always-send-voltage; | |
| linux,phandle = <0x102>; | |
| phandle = <0x102>; | |
| }; | |
| regulator-s7-level-so { | |
| compatible = "qcom,rpm-smd-regulator"; | |
| regulator-name = "pm8953_s7_level_so"; | |
| qcom,set = <0x2>; | |
| regulator-min-microvolt = <0x10>; | |
| regulator-max-microvolt = <0x180>; | |
| qcom,init-voltage-level = <0x10>; | |
| qcom,use-voltage-level; | |
| }; | |
| }; | |
| rpm-regulator-ldoa1 { | |
| compatible = "qcom,rpm-smd-regulator-resource"; | |
| qcom,resource-name = "ldoa"; | |
| qcom,resource-id = <0x1>; | |
| qcom,regulator-type = <0x0>; | |
| qcom,hpm-min-load = <0x2710>; | |
| status = "okay"; | |
| regulator-l1 { | |
| compatible = "qcom,rpm-smd-regulator"; | |
| regulator-name = "pm8953_l1"; | |
| qcom,set = <0x3>; | |
| status = "okay"; | |
| regulator-min-microvolt = <0xf4240>; | |
| regulator-max-microvolt = <0xf4240>; | |
| qcom,init-voltage = <0xf4240>; | |
| }; | |
| }; | |
| rpm-regulator-ldoa2 { | |
| compatible = "qcom,rpm-smd-regulator-resource"; | |
| qcom,resource-name = "ldoa"; | |
| qcom,resource-id = <0x2>; | |
| qcom,regulator-type = <0x0>; | |
| qcom,hpm-min-load = <0x2710>; | |
| status = "okay"; | |
| regulator-l2 { | |
| compatible = "qcom,rpm-smd-regulator"; | |
| regulator-name = "pm8953_l2"; | |
| qcom,set = <0x3>; | |
| status = "okay"; | |
| regulator-min-microvolt = <0x124f80>; | |
| regulator-max-microvolt = <0x12b128>; | |
| qcom,init-voltage = <0x124f80>; | |
| linux,phandle = <0x197>; | |
| phandle = <0x197>; | |
| }; | |
| }; | |
| rpm-regulator-ldoa3 { | |
| compatible = "qcom,rpm-smd-regulator-resource"; | |
| qcom,resource-name = "ldoa"; | |
| qcom,resource-id = <0x3>; | |
| qcom,regulator-type = <0x0>; | |
| qcom,hpm-min-load = <0x2710>; | |
| status = "okay"; | |
| regulator-l3 { | |
| compatible = "qcom,rpm-smd-regulator"; | |
| regulator-name = "pm8953_l3"; | |
| qcom,set = <0x3>; | |
| status = "okay"; | |
| regulator-min-microvolt = <0xe1d48>; | |
| regulator-max-microvolt = <0xe1d48>; | |
| qcom,init-voltage = <0xe1d48>; | |
| linux,phandle = <0x139>; | |
| phandle = <0x139>; | |
| }; | |
| }; | |
| rpm-regulator-ldoa5 { | |
| compatible = "qcom,rpm-smd-regulator-resource"; | |
| qcom,resource-name = "ldoa"; | |
| qcom,resource-id = <0x5>; | |
| qcom,regulator-type = <0x0>; | |
| qcom,hpm-min-load = <0x2710>; | |
| status = "okay"; | |
| regulator-l5 { | |
| compatible = "qcom,rpm-smd-regulator"; | |
| regulator-name = "pm8953_l5"; | |
| qcom,set = <0x3>; | |
| status = "okay"; | |
| regulator-min-microvolt = <0x1b7740>; | |
| regulator-max-microvolt = <0x1b7740>; | |
| qcom,init-voltage = <0x1b7740>; | |
| linux,phandle = <0xe7>; | |
| phandle = <0xe7>; | |
| }; | |
| }; | |
| rpm-regulator-ldoa6 { | |
| compatible = "qcom,rpm-smd-regulator-resource"; | |
| qcom,resource-name = "ldoa"; | |
| qcom,resource-id = <0x6>; | |
| qcom,regulator-type = <0x0>; | |
| qcom,hpm-min-load = <0x2710>; | |
| status = "okay"; | |
| regulator-l6 { | |
| compatible = "qcom,rpm-smd-regulator"; | |
| regulator-name = "pm8953_l6"; | |
| qcom,set = <0x3>; | |
| status = "okay"; | |
| regulator-min-microvolt = <0x1b7740>; | |
| regulator-max-microvolt = <0x1b7740>; | |
| qcom,init-voltage = <0x1b7740>; | |
| linux,phandle = <0xea>; | |
| phandle = <0xea>; | |
| }; | |
| }; | |
| rpm-regulator-ldoa7 { | |
| compatible = "qcom,rpm-smd-regulator-resource"; | |
| qcom,resource-name = "ldoa"; | |
| qcom,resource-id = <0x7>; | |
| qcom,regulator-type = <0x0>; | |
| qcom,hpm-min-load = <0x2710>; | |
| status = "okay"; | |
| regulator-l7 { | |
| compatible = "qcom,rpm-smd-regulator"; | |
| regulator-name = "pm8953_l7"; | |
| qcom,set = <0x3>; | |
| status = "okay"; | |
| regulator-min-microvolt = <0x1b7740>; | |
| regulator-max-microvolt = <0x1cfde0>; | |
| qcom,init-voltage = <0x1b7740>; | |
| linux,phandle = <0x106>; | |
| phandle = <0x106>; | |
| }; | |
| regulator-l7-ao { | |
| compatible = "qcom,rpm-smd-regulator"; | |
| regulator-name = "pm8953_l7_ao"; | |
| qcom,set = <0x1>; | |
| regulator-min-microvolt = <0x1b7740>; | |
| regulator-max-microvolt = <0x1cfde0>; | |
| qcom,init-voltage = <0x1b7740>; | |
| }; | |
| }; | |
| rpm-regulator-ldoa8 { | |
| compatible = "qcom,rpm-smd-regulator-resource"; | |
| qcom,resource-name = "ldoa"; | |
| qcom,resource-id = <0x8>; | |
| qcom,regulator-type = <0x0>; | |
| qcom,hpm-min-load = <0x2710>; | |
| status = "okay"; | |
| regulator-l8 { | |
| compatible = "qcom,rpm-smd-regulator"; | |
| regulator-name = "pm8953_l8"; | |
| qcom,set = <0x3>; | |
| status = "okay"; | |
| regulator-min-microvolt = <0x2c4020>; | |
| regulator-max-microvolt = <0x2c4020>; | |
| qcom,init-voltage = <0x2c4020>; | |
| linux,phandle = <0xd9>; | |
| phandle = <0xd9>; | |
| }; | |
| }; | |
| rpm-regulator-ldoa9 { | |
| compatible = "qcom,rpm-smd-regulator-resource"; | |
| qcom,resource-name = "ldoa"; | |
| qcom,resource-id = <0x9>; | |
| qcom,regulator-type = <0x0>; | |
| qcom,hpm-min-load = <0x2710>; | |
| status = "okay"; | |
| regulator-l9 { | |
| compatible = "qcom,rpm-smd-regulator"; | |
| regulator-name = "pm8953_l9"; | |
| qcom,set = <0x3>; | |
| status = "okay"; | |
| regulator-min-microvolt = <0x2dc6c0>; | |
| regulator-max-microvolt = <0x325aa0>; | |
| qcom,init-voltage = <0x2dc6c0>; | |
| linux,phandle = <0x108>; | |
| phandle = <0x108>; | |
| }; | |
| }; | |
| rpm-regulator-ldoa10 { | |
| compatible = "qcom,rpm-smd-regulator-resource"; | |
| qcom,resource-name = "ldoa"; | |
| qcom,resource-id = <0xa>; | |
| qcom,regulator-type = <0x0>; | |
| qcom,hpm-min-load = <0x2710>; | |
| status = "okay"; | |
| regulator-l10 { | |
| compatible = "qcom,rpm-smd-regulator"; | |
| regulator-name = "pm8953_l10"; | |
| qcom,set = <0x3>; | |
| status = "okay"; | |
| regulator-min-microvolt = <0x2b7cd0>; | |
| regulator-max-microvolt = <0x2b7cd0>; | |
| qcom,init-voltage = <0x2b7cd0>; | |
| linux,phandle = <0xe6>; | |
| phandle = <0xe6>; | |
| }; | |
| }; | |
| rpm-regulator-ldoa11 { | |
| compatible = "qcom,rpm-smd-regulator-resource"; | |
| qcom,resource-name = "ldoa"; | |
| qcom,resource-id = <0xb>; | |
| qcom,regulator-type = <0x0>; | |
| qcom,hpm-min-load = <0x2710>; | |
| status = "okay"; | |
| regulator-l11 { | |
| compatible = "qcom,rpm-smd-regulator"; | |
| regulator-name = "pm8953_l11"; | |
| qcom,set = <0x3>; | |
| status = "okay"; | |
| regulator-min-microvolt = <0x2d0370>; | |
| regulator-max-microvolt = <0x2d0370>; | |
| qcom,init-voltage = <0x2d0370>; | |
| linux,phandle = <0x6a>; | |
| phandle = <0x6a>; | |
| }; | |
| }; | |
| rpm-regulator-ldoa12 { | |
| compatible = "qcom,rpm-smd-regulator-resource"; | |
| qcom,resource-name = "ldoa"; | |
| qcom,resource-id = <0xc>; | |
| qcom,regulator-type = <0x0>; | |
| qcom,hpm-min-load = <0x2710>; | |
| status = "okay"; | |
| regulator-l12 { | |
| compatible = "qcom,rpm-smd-regulator"; | |
| regulator-name = "pm8953_l12"; | |
| qcom,set = <0x3>; | |
| status = "okay"; | |
| regulator-min-microvolt = <0x1b7740>; | |
| regulator-max-microvolt = <0x2d0370>; | |
| qcom,init-voltage = <0x1b7740>; | |
| linux,phandle = <0x6b>; | |
| phandle = <0x6b>; | |
| }; | |
| }; | |
| rpm-regulator-ldoa13 { | |
| compatible = "qcom,rpm-smd-regulator-resource"; | |
| qcom,resource-name = "ldoa"; | |
| qcom,resource-id = <0xd>; | |
| qcom,regulator-type = <0x0>; | |
| qcom,hpm-min-load = <0x1388>; | |
| status = "okay"; | |
| regulator-l13 { | |
| compatible = "qcom,rpm-smd-regulator"; | |
| regulator-name = "pm8953_l13"; | |
| qcom,set = <0x3>; | |
| status = "okay"; | |
| regulator-min-microvolt = <0x2faf08>; | |
| regulator-max-microvolt = <0x2faf08>; | |
| qcom,init-voltage = <0x2faf08>; | |
| linux,phandle = <0xfe>; | |
| phandle = <0xfe>; | |
| }; | |
| }; | |
| rpm-regulator-ldoa16 { | |
| compatible = "qcom,rpm-smd-regulator-resource"; | |
| qcom,resource-name = "ldoa"; | |
| qcom,resource-id = <0x10>; | |
| qcom,regulator-type = <0x0>; | |
| qcom,hpm-min-load = <0x1388>; | |
| status = "okay"; | |
| regulator-l16 { | |
| compatible = "qcom,rpm-smd-regulator"; | |
| regulator-name = "pm8953_l16"; | |
| qcom,set = <0x3>; | |
| status = "okay"; | |
| regulator-min-microvolt = <0x1b7740>; | |
| regulator-max-microvolt = <0x1b7740>; | |
| qcom,init-voltage = <0x1b7740>; | |
| }; | |
| }; | |
| rpm-regulator-ldoa17 { | |
| compatible = "qcom,rpm-smd-regulator-resource"; | |
| qcom,resource-name = "ldoa"; | |
| qcom,resource-id = <0x11>; | |
| qcom,regulator-type = <0x0>; | |
| qcom,hpm-min-load = <0x2710>; | |
| status = "okay"; | |
| regulator-l17 { | |
| compatible = "qcom,rpm-smd-regulator"; | |
| regulator-name = "pm8953_l17"; | |
| qcom,set = <0x3>; | |
| status = "okay"; | |
| regulator-min-microvolt = <0x29f630>; | |
| regulator-max-microvolt = <0x2b7cd0>; | |
| qcom,init-voltage = <0x2ab980>; | |
| linux,phandle = <0x190>; | |
| phandle = <0x190>; | |
| }; | |
| }; | |
| rpm-regulator-ldoa19 { | |
| compatible = "qcom,rpm-smd-regulator-resource"; | |
| qcom,resource-name = "ldoa"; | |
| qcom,resource-id = <0x13>; | |
| qcom,regulator-type = <0x0>; | |
| qcom,hpm-min-load = <0x2710>; | |
| status = "okay"; | |
| regulator-l19 { | |
| compatible = "qcom,rpm-smd-regulator"; | |
| regulator-name = "pm8953_l19"; | |
| qcom,set = <0x3>; | |
| status = "okay"; | |
| regulator-min-microvolt = <0x124f80>; | |
| regulator-max-microvolt = <0x149970>; | |
| qcom,init-voltage = <0x124f80>; | |
| linux,phandle = <0x107>; | |
| phandle = <0x107>; | |
| }; | |
| }; | |
| rpm-regulator-ldoa22 { | |
| compatible = "qcom,rpm-smd-regulator-resource"; | |
| qcom,resource-name = "ldoa"; | |
| qcom,resource-id = <0x16>; | |
| qcom,regulator-type = <0x0>; | |
| qcom,hpm-min-load = <0x2710>; | |
| status = "okay"; | |
| regulator-l22 { | |
| compatible = "qcom,rpm-smd-regulator"; | |
| regulator-name = "pm8953_l22"; | |
| qcom,set = <0x3>; | |
| status = "okay"; | |
| regulator-min-microvolt = <0x2ab980>; | |
| regulator-max-microvolt = <0x2ab980>; | |
| qcom,init-voltage = <0x2ab980>; | |
| linux,phandle = <0x192>; | |
| phandle = <0x192>; | |
| }; | |
| }; | |
| rpm-regulator-ldoa23 { | |
| compatible = "qcom,rpm-smd-regulator-resource"; | |
| qcom,resource-name = "ldoa"; | |
| qcom,resource-id = <0x17>; | |
| qcom,regulator-type = <0x0>; | |
| qcom,hpm-min-load = <0x2710>; | |
| status = "okay"; | |
| regulator-l23 { | |
| compatible = "qcom,rpm-smd-regulator"; | |
| regulator-name = "pm8953_l23"; | |
| qcom,set = <0x3>; | |
| status = "okay"; | |
| regulator-min-microvolt = <0x124f80>; | |
| regulator-max-microvolt = <0x12b128>; | |
| qcom,init-voltage = <0x1d4c0>; | |
| linux,phandle = <0x191>; | |
| phandle = <0x191>; | |
| }; | |
| }; | |
| rpm-regulator-clk0 { | |
| compatible = "qcom,rpm-smd-regulator-resource"; | |
| qcom,resource-name = "clk0"; | |
| qcom,resource-id = <0x3>; | |
| qcom,regulator-type = <0x1>; | |
| status = "disabled"; | |
| regulator-clk0 { | |
| compatible = "qcom,rpm-smd-regulator"; | |
| regulator-name = "rpm_apc"; | |
| qcom,set = <0x3>; | |
| status = "disabled"; | |
| }; | |
| }; | |
| }; | |
| qcom,ipc-spinlock@1905000 { | |
| compatible = "qcom,ipc-spinlock-sfpb"; | |
| reg = <0x1905000 0x8000>; | |
| qcom,num-locks = <0x8>; | |
| }; | |
| qcom,smem@86300000 { | |
| compatible = "qcom,smem"; | |
| reg = <0x86300000 0x100000 0xb011008 0x4 0x60000 0x8000 0x193d000 0x8>; | |
| reg-names = "smem", "irq-reg-base", "aux-mem1", "smem_targ_info_reg"; | |
| qcom,mpu-enabled; | |
| qcom,smd-modem { | |
| compatible = "qcom,smd"; | |
| qcom,smd-edge = <0x0>; | |
| qcom,smd-irq-offset = <0x0>; | |
| qcom,smd-irq-bitmask = <0x1000>; | |
| interrupts = <0x0 0x19 0x1>; | |
| label = "modem"; | |
| qcom,not-loadable; | |
| }; | |
| qcom,smsm-modem { | |
| compatible = "qcom,smsm"; | |
| qcom,smsm-edge = <0x0>; | |
| qcom,smsm-irq-offset = <0x0>; | |
| qcom,smsm-irq-bitmask = <0x2000>; | |
| interrupts = <0x0 0x1a 0x1>; | |
| }; | |
| qcom,smd-wcnss { | |
| compatible = "qcom,smd"; | |
| qcom,smd-edge = <0x6>; | |
| qcom,smd-irq-offset = <0x0>; | |
| qcom,smd-irq-bitmask = <0x20000>; | |
| interrupts = <0x0 0x8e 0x1>; | |
| label = "wcnss"; | |
| }; | |
| qcom,smsm-wcnss { | |
| compatible = "qcom,smsm"; | |
| qcom,smsm-edge = <0x6>; | |
| qcom,smsm-irq-offset = <0x0>; | |
| qcom,smsm-irq-bitmask = <0x80000>; | |
| interrupts = <0x0 0x90 0x1>; | |
| }; | |
| qcom,smd-adsp { | |
| compatible = "qcom,smd"; | |
| qcom,smd-edge = <0x1>; | |
| qcom,smd-irq-offset = <0x0>; | |
| qcom,smd-irq-bitmask = <0x100>; | |
| interrupts = <0x0 0x121 0x1>; | |
| label = "adsp"; | |
| }; | |
| qcom,smsm-adsp { | |
| compatible = "qcom,smsm"; | |
| qcom,smsm-edge = <0x1>; | |
| qcom,smsm-irq-offset = <0x0>; | |
| qcom,smsm-irq-bitmask = <0x200>; | |
| interrupts = <0x0 0x122 0x1>; | |
| }; | |
| qcom,smd-rpm { | |
| compatible = "qcom,smd"; | |
| qcom,smd-edge = <0xf>; | |
| qcom,smd-irq-offset = <0x0>; | |
| qcom,smd-irq-bitmask = <0x1>; | |
| interrupts = <0x0 0xa8 0x1>; | |
| label = "rpm"; | |
| qcom,irq-no-suspend; | |
| qcom,not-loadable; | |
| }; | |
| }; | |
| qcom,wdt@b017000 { | |
| compatible = "qcom,msm-watchdog"; | |
| reg = <0xb017000 0x1000>; | |
| reg-names = "wdt-base"; | |
| interrupts = <0x0 0x3 0x0 0x0 0x4 0x0>; | |
| qcom,bark-time = <0x2af8>; | |
| qcom,pet-time = <0x2710>; | |
| qcom,ipi-ping; | |
| qcom,wakeup-enable; | |
| }; | |
| qcom,chd { | |
| compatible = "qcom,core-hang-detect"; | |
| qcom,threshold-arr = <0xb1880b0 0xb1980b0 0xb1a80b0 0xb1b80b0 0xb0880b0 0xb0980b0 0xb0a80b0 0xb0b80b0>; | |
| qcom,config-arr = <0xb1880b8 0xb1980b8 0xb1a80b8 0xb1b80b8 0xb0880b8 0xb0980b8 0xb0a80b8 0xb0b80b8>; | |
| }; | |
| qcom,msm-rtb { | |
| compatible = "qcom,msm-rtb"; | |
| qcom,rtb-size = <0x100000>; | |
| }; | |
| qcom,msm-imem@8600000 { | |
| compatible = "qcom,msm-imem"; | |
| reg = <0x8600000 0x1000>; | |
| ranges = <0x0 0x8600000 0x1000>; | |
| #address-cells = <0x1>; | |
| #size-cells = <0x1>; | |
| mem_dump_table@10 { | |
| compatible = "qcom,msm-imem-mem_dump_table"; | |
| reg = <0x10 0x8>; | |
| }; | |
| dload_type@18 { | |
| compatible = "qcom,msm-imem-dload-type"; | |
| reg = <0x18 0x4>; | |
| }; | |
| restart_reason@65c { | |
| compatible = "qcom,msm-imem-restart_reason"; | |
| reg = <0x65c 0x4>; | |
| }; | |
| boot_stats@6b0 { | |
| compatible = "qcom,msm-imem-boot_stats"; | |
| reg = <0x6b0 0x20>; | |
| }; | |
| pil@94c { | |
| compatible = "qcom,msm-imem-pil"; | |
| reg = <0x94c 0xc8>; | |
| }; | |
| }; | |
| qcom,memshare { | |
| compatible = "qcom,memshare"; | |
| qcom,client_1 { | |
| compatible = "qcom,memshare-peripheral"; | |
| qcom,peripheral-size = <0x200000>; | |
| qcom,client-id = <0x0>; | |
| qcom,allocate-boot-time; | |
| label = "modem"; | |
| }; | |
| qcom,client_2 { | |
| compatible = "qcom,memshare-peripheral"; | |
| qcom,peripheral-size = <0x300000>; | |
| qcom,client-id = <0x2>; | |
| label = "modem"; | |
| }; | |
| qcom,client_3 { | |
| compatible = "qcom,memshare-peripheral"; | |
| qcom,peripheral-size = <0x0>; | |
| qcom,client-id = <0x1>; | |
| label = "modem"; | |
| }; | |
| }; | |
| jtagfuse@a601c { | |
| compatible = "qcom,jtag-fuse-v2"; | |
| reg = <0xa601c 0x8>; | |
| reg-names = "fuse-base"; | |
| }; | |
| snfuse@0xa4128 { | |
| compatible = "qcom,sn-fuse"; | |
| reg = <0xa4128 0x4>; | |
| reg-names = "sn-base"; | |
| }; | |
| jtagmm@619c000 { | |
| compatible = "qcom,jtagv8-mm"; | |
| reg = <0x619c000 0x1000 0x6190000 0x1000>; | |
| reg-names = "etm-base", "debug-base"; | |
| qcom,coresight-jtagmm-cpu = <0x2>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| jtagmm@619d000 { | |
| compatible = "qcom,jtagv8-mm"; | |
| reg = <0x619d000 0x1000 0x6192000 0x1000>; | |
| reg-names = "etm-base", "debug-base"; | |
| qcom,coresight-jtagmm-cpu = <0x3>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| jtagmm@619e000 { | |
| compatible = "qcom,jtagv8-mm"; | |
| reg = <0x619e000 0x1000 0x6194000 0x1000>; | |
| reg-names = "etm-base", "debug-base"; | |
| qcom,coresight-jtagmm-cpu = <0x4>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| jtagmm@619f000 { | |
| compatible = "qcom,jtagv8-mm"; | |
| reg = <0x619f000 0x1000 0x6196000 0x1000>; | |
| reg-names = "etm-base", "debug-base"; | |
| qcom,coresight-jtagmm-cpu = <0x5>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| jtagmm@61bc000 { | |
| compatible = "qcom,jtagv8-mm"; | |
| reg = <0x61bc000 0x1000 0x61b0000 0x1000>; | |
| reg-names = "etm-base", "debug-base"; | |
| qcom,coresight-jtagmm-cpu = <0x6>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| jtagmm@61bd000 { | |
| compatible = "qcom,jtagv8-mm"; | |
| reg = <0x61bd000 0x1000 0x61b2000 0x1000>; | |
| reg-names = "etm-base", "debug-base"; | |
| qcom,coresight-jtagmm-cpu = <0x7>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| jtagmm@61be000 { | |
| compatible = "qcom,jtagv8-mm"; | |
| reg = <0x61be000 0x1000 0x61b4000 0x1000>; | |
| reg-names = "etm-base", "debug-base"; | |
| qcom,coresight-jtagmm-cpu = <0x8>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| jtagmm@61bf000 { | |
| compatible = "qcom,jtagv8-mm"; | |
| reg = <0x61bf000 0x1000 0x61b6000 0x1000>; | |
| reg-names = "etm-base", "debug-base"; | |
| qcom,coresight-jtagmm-cpu = <0x9>; | |
| clocks = <0x37 0x1492202a 0x37 0xdd121669>; | |
| clock-names = "core_clk", "core_a_clk"; | |
| }; | |
| qcom,ipa@07900000 { | |
| compatible = "qcom,ipa"; | |
| reg = <0x7900000 0x4effc 0x7904000 0x26934>; | |
| reg-names = "ipa-base", "bam-base"; | |
| interrupts = <0x0 0xe4 0x0 0x0 0xe6 0x0>; | |
| interrupt-names = "ipa-irq", "bam-irq"; | |
| qcom,ipa-hw-ver = <0x6>; | |
| qcom,ipa-hw-mode = <0x0>; | |
| qcom,wan-rx-ring-size = <0xc0>; | |
| qcom,lan-rx-ring-size = <0xc0>; | |
| clock-names = "core_clk"; | |
| clocks = <0x37 0xfa685cda>; | |
| qcom,ee = <0x0>; | |
| qcom,use-ipa-tethering-bridge; | |
| qcom,modem-cfg-emb-pipe-flt; | |
| qcom,msm-bus,name = "ipa"; | |
| qcom,msm-bus,num-cases = <0x3>; | |
| qcom,msm-bus,num-paths = <0x1>; | |
| qcom,msm-bus,vectors-KBps = <0x5a 0x200 0x0 0x0 0x5a 0x200 0x186a0 0xc3500 0x5a 0x200 0x186a0 0x124f80>; | |
| qcom,bus-vector-names = "MIN", "SVS", "PERF"; | |
| }; | |
| qcom,rmnet-ipa { | |
| compatible = "qcom,rmnet-ipa"; | |
| qcom,rmnet-ipa-ssr; | |
| qcom,ipa-loaduC; | |
| qcom,ipa-advertise-sg-support; | |
| }; | |
| qcom,smdtty { | |
| compatible = "qcom,smdtty"; | |
| qcom,smdtty-apps-fm { | |
| qcom,smdtty-remote = "wcnss"; | |
| qcom,smdtty-port-name = "APPS_FM"; | |
| }; | |
| smdtty-apps-riva-bt-acl { | |
| qcom,smdtty-remote = "wcnss"; | |
| qcom,smdtty-port-name = "APPS_RIVA_BT_ACL"; | |
| }; | |
| qcom,smdtty-apps-riva-bt-cmd { | |
| qcom,smdtty-remote = "wcnss"; | |
| qcom,smdtty-port-name = "APPS_RIVA_BT_CMD"; | |
| }; | |
| qcom,smdtty-mbalbridge { | |
| qcom,smdtty-remote = "modem"; | |
| qcom,smdtty-port-name = "MBALBRIDGE"; | |
| }; | |
| smdtty-apps-riva-ant-cmd { | |
| qcom,smdtty-remote = "wcnss"; | |
| qcom,smdtty-port-name = "APPS_RIVA_ANT_CMD"; | |
| }; | |
| smdtty-apps-riva-ant-data { | |
| qcom,smdtty-remote = "wcnss"; | |
| qcom,smdtty-port-name = "APPS_RIVA_ANT_DATA"; | |
| }; | |
| qcom,smdtty-data1 { | |
| qcom,smdtty-remote = "modem"; | |
| qcom,smdtty-port-name = "DATA1"; | |
| }; | |
| qcom,smdtty-data4 { | |
| qcom,smdtty-remote = "modem"; | |
| qcom,smdtty-port-name = "DATA4"; | |
| }; | |
| qcom,smdtty-data11 { | |
| qcom,smdtty-remote = "modem"; | |
| qcom,smdtty-port-name = "DATA11"; | |
| }; | |
| qcom,smdtty-data21 { | |
| qcom,smdtty-remote = "modem"; | |
| qcom,smdtty-port-name = "DATA21"; | |
| }; | |
| smdtty-loopback { | |
| qcom,smdtty-remote = "modem"; | |
| qcom,smdtty-port-name = "LOOPBACK"; | |
| qcom,smdtty-dev-name = "LOOPBACK_TTY"; | |
| }; | |
| }; | |
| qcom,smdpkt { | |
| compatible = "qcom,smdpkt"; | |
| qcom,smdpkt-data5-cntl { | |
| qcom,smdpkt-remote = "modem"; | |
| qcom,smdpkt-port-name = "DATA5_CNTL"; | |
| qcom,smdpkt-dev-name = "smdcntl0"; | |
| }; | |
| qcom,smdpkt-data22 { | |
| qcom,smdpkt-remote = "modem"; | |
| qcom,smdpkt-port-name = "DATA22"; | |
| qcom,smdpkt-dev-name = "smd22"; | |
| }; | |
| qcom,smdpkt-data40-cntl { | |
| qcom,smdpkt-remote = "modem"; | |
| qcom,smdpkt-port-name = "DATA40_CNTL"; | |
| qcom,smdpkt-dev-name = "smdcntl8"; | |
| }; | |
| qcom,smdpkt-apr-apps2 { | |
| qcom,smdpkt-remote = "adsp"; | |
| qcom,smdpkt-port-name = "apr_apps2"; | |
| qcom,smdpkt-dev-name = "apr_apps2"; | |
| }; | |
| qcom,smdpkt-loopback { | |
| qcom,smdpkt-remote = "modem"; | |
| qcom,smdpkt-port-name = "LOOPBACK"; | |
| qcom,smdpkt-dev-name = "smd_pkt_loopback"; | |
| }; | |
| }; | |
| qcom,iris-fm { | |
| compatible = "qcom,iris_fm"; | |
| }; | |
| qcom,wcnss-wlan@0a000000 { | |
| compatible = "qcom,wcnss_wlan"; | |
| reg = <0xa000000 0x280000 0xb011008 0x4 0xa21b000 0x3000 0x3204000 0x100 0x3200800 0x200 0xa100400 0x200 0xa205050 0x200 0xa219000 0x20 0xa080488 0x8 0xa080fb0 0x8 0xa08040c 0x8 0xa0120a8 0x8 0xa012448 0x8 0xa080c00 0x1>; | |
| reg-names = "wcnss_mmio", "wcnss_fiq", "pronto_phy_base", "riva_phy_base", "riva_ccu_base", "pronto_a2xb_base", "pronto_ccpu_base", "pronto_saw2_base", "wlan_tx_phy_aborts", "wlan_brdg_err_source", "wlan_tx_status", "alarms_txctl", "alarms_tactl", "pronto_mcu_base"; | |
| interrupts = <0x0 0x91 0x0 0x0 0x92 0x0>; | |
| interrupt-names = "wcnss_wlantx_irq", "wcnss_wlanrx_irq"; | |
| qcom,pronto-vddmx-supply = <0x102>; | |
| qcom,pronto-vddcx-supply = <0xff>; | |
| qcom,pronto-vddpx-supply = <0xe7>; | |
| qcom,iris-vddxo-supply = <0x106>; | |
| qcom,iris-vddrfa-supply = <0x107>; | |
| qcom,iris-vddpa-supply = <0x108>; | |
| qcom,iris-vdddig-supply = <0xe7>; | |
| qcom,iris-vddxo-voltage-level = <0x1b7740 0x0 0x1b7740>; | |
| qcom,iris-vddrfa-voltage-level = <0x13d620 0x0 0x13d620>; | |
| qcom,iris-vddpa-voltage-level = <0x325aa0 0x0 0x325aa0>; | |
| qcom,iris-vdddig-voltage-level = <0x1b7740 0x0 0x1b7740>; | |
| qcom,vddmx-voltage-level = <0x180 0x0 0x180>; | |
| qcom,vddcx-voltage-level = <0x100 0x0 0x180>; | |
| qcom,vddpx-voltage-level = <0x1b7740 0x0 0x1b7740>; | |
| qcom,iris-vddxo-current = <0x2710>; | |
| qcom,iris-vddrfa-current = <0x186a0>; | |
| qcom,iris-vddpa-current = <0x7dbb8>; | |
| qcom,iris-vdddig-current = <0x2710>; | |
| qcom,pronto-vddmx-current = <0x0>; | |
| qcom,pronto-vddcx-current = <0x0>; | |
| qcom,pronto-vddpx-current = <0x0>; | |
| pinctrl-names = "wcnss_default", "wcnss_sleep", "wcnss_gpio_default"; | |
| pinctrl-0 = <0x109>; | |
| pinctrl-1 = <0x10a>; | |
| pinctrl-2 = <0x10b>; | |
| gpios = <0xbe 0x4c 0x0 0xbe 0x4d 0x0 0xbe 0x4e 0x0 0xbe 0x4f 0x0 0xbe 0x50 0x0>; | |
| clocks = <0x37 0x116b76f 0x37 0x24a30992 0x10c 0x8121ac15 0x37 0x709f430b>; | |
| clock-names = "xo", "rf_clk", "measure", "wcnss_debug"; | |
| qcom,has-autodetect-xo; | |
| qcom,is-pronto-v3; | |
| qcom,has-pronto-hw; | |
| qcom,has-vsys-adc-channel; | |
| qcom,has-a2xb-split-reg; | |
| qcom,wcnss-adc_tm = <0x10d>; | |
| }; | |
| qrng@e3000 { | |
| compatible = "qcom,msm-rng"; | |
| reg = <0xe3000 0x1000>; | |
| qcom,msm-rng-iface-clk; | |
| qcom,no-qrng-config; | |
| qcom,msm-bus,name = "msm-rng-noc"; | |
| qcom,msm-bus,num-cases = <0x2>; | |
| qcom,msm-bus,num-paths = <0x1>; | |
| qcom,msm-bus,vectors-KBps = <0x1 0x26a 0x0 0x0 0x1 0x26a 0x0 0x320>; | |
| clocks = <0x37 0x397e7eaa>; | |
| clock-names = "iface_clk"; | |
| }; | |
| tz-log@08600720 { | |
| compatible = "qcom,tz-log"; | |
| reg = "\b`\a ", "", " "; | |
| }; | |
| qcrypto@720000 { | |
| compatible = "qcom,qcrypto"; | |
| reg = <0x720000 0x20000 0x704000 0x20000>; | |
| reg-names = "crypto-base", "crypto-bam-base"; | |
| interrupts = <0x0 0xcf 0x0>; | |
| qcom,bam-pipe-pair = <0x2>; | |
| qcom,ce-hw-instance = <0x0>; | |
| qcom,ce-device = <0x0>; | |
| qcom,ce-hw-shared; | |
| qcom,clk-mgmt-sus-res; | |
| qcom,msm-bus,name = "qcrypto-noc"; | |
| qcom,msm-bus,num-cases = <0x2>; | |
| qcom,msm-bus,num-paths = <0x1>; | |
| qcom,msm-bus,vectors-KBps = <0x37 0x200 0x0 0x0 0x37 0x200 0x60180 0x60180>; | |
| clocks = <0x37 0x37a21414 0x37 0xd390d2 0x37 0x94de4919 0x37 0xd4415c9b>; | |
| clock-names = "core_clk_src", "core_clk", "iface_clk", "bus_clk"; | |
| qcom,use-sw-aes-cbc-ecb-ctr-algo; | |
| qcom,use-sw-aes-xts-algo; | |
| qcom,use-sw-aes-ccm-algo; | |
| qcom,use-sw-ahash-algo; | |
| qcom,use-sw-hmac-algo; | |
| qcom,use-sw-aead-algo; | |
| qcom,ce-opp-freq = <0x5f5e100>; | |
| }; | |
| qcedev@720000 { | |
| compatible = "qcom,qcedev"; | |
| reg = <0x720000 0x20000 0x704000 0x20000>; | |
| reg-names = "crypto-base", "crypto-bam-base"; | |
| interrupts = <0x0 0xcf 0x0>; | |
| qcom,bam-pipe-pair = <0x1>; | |
| qcom,ce-hw-instance = <0x0>; | |
| qcom,ce-device = <0x0>; | |
| qcom,ce-hw-shared; | |
| qcom,msm-bus,name = "qcedev-noc"; | |
| qcom,msm-bus,num-cases = <0x2>; | |
| qcom,msm-bus,num-paths = <0x1>; | |
| qcom,msm-bus,vectors-KBps = <0x37 0x200 0x0 0x0 0x37 0x200 0x60180 0x60180>; | |
| clocks = <0x37 0x37a21414 0x37 0xd390d2 0x37 0x94de4919 0x37 0xd4415c9b>; | |
| clock-names = "core_clk_src", "core_clk", "iface_clk", "bus_clk"; | |
| qcom,ce-opp-freq = <0x5f5e100>; | |
| }; | |
| qseecom@84A00000 { | |
| compatible = "qcom,qseecom"; | |
| reg = <0x84a00000 0x1900000>; | |
| reg-names = "secapp-region"; | |
| qcom,hlos-num-ce-hw-instances = <0x1>; | |
| qcom,hlos-ce-hw-instance = <0x0>; | |
| qcom,qsee-ce-hw-instance = <0x0>; | |
| qcom,disk-encrypt-pipe-pair = <0x2>; | |
| qcom,support-fde; | |
| qcom,msm-bus,name = "qseecom-noc"; | |
| qcom,msm-bus,num-cases = <0x4>; | |
| qcom,msm-bus,num-paths = <0x1>; | |
| qcom,support-bus-scaling; | |
| qcom,msm-bus,vectors-KBps = <0x37 0x200 0x0 0x0 0x37 0x200 0x0 0x0 0x37 0x200 0x1d4c0 0x124f80 0x37 0x200 0x60180 0x3c0f00>; | |
| clocks = <0x37 0x37a21414 0x37 0xd390d2 0x37 0x94de4919 0x37 0xd4415c9b>; | |
| clock-names = "core_clk_src", "core_clk", "iface_clk", "bus_clk"; | |
| qcom,ce-opp-freq = <0x5f5e100>; | |
| }; | |
| qcom,ipc_router { | |
| compatible = "qcom,ipc_router"; | |
| qcom,node-id = <0x1>; | |
| }; | |
| qcom,ipc_router_modem_xprt { | |
| compatible = "qcom,ipc_router_smd_xprt"; | |
| qcom,ch-name = "IPCRTR"; | |
| qcom,xprt-remote = "modem"; | |
| qcom,xprt-linkid = <0x1>; | |
| qcom,xprt-version = <0x1>; | |
| qcom,fragmented-data; | |
| qcom,disable-pil-loading; | |
| }; | |
| qcom,ipc_router_q6_xprt { | |
| compatible = "qcom,ipc_router_smd_xprt"; | |
| qcom,ch-name = "IPCRTR"; | |
| qcom,xprt-remote = "adsp"; | |
| qcom,xprt-linkid = <0x1>; | |
| qcom,xprt-version = <0x1>; | |
| qcom,fragmented-data; | |
| }; | |
| qcom,ipc_router_wcnss_xprt { | |
| compatible = "qcom,ipc_router_smd_xprt"; | |
| qcom,ch-name = "IPCRTR"; | |
| qcom,xprt-remote = "wcnss"; | |
| qcom,xprt-linkid = <0x1>; | |
| qcom,xprt-version = <0x1>; | |
| qcom,fragmented-data; | |
| }; | |
| qcom,adsprpc-mem { | |
| compatible = "qcom,msm-adsprpc-mem-region"; | |
| memory-region = <0x10e>; | |
| }; | |
| qcom,adsprpc_domains { | |
| compatible = "qcom,msm-fastrpc-legacy-compute-cb"; | |
| qcom,msm_fastrpc_compute_cb { | |
| qcom,adsp-shared-phandle = <0x10f>; | |
| qcom,adsp-shared-sids = <0x8 0x9 0xa 0xb 0xc 0xd 0xe 0xf>; | |
| qcom,virtual-addr-pool = <0x80000000 0x7fffffff>; | |
| }; | |
| }; | |
| sdcc1ice@7803000 { | |
| compatible = "qcom,ice"; | |
| reg = <0x7803000 0x8000>; | |
| interrupt-names = "sdcc_ice_nonsec_level_irq", "sdcc_ice_sec_level_irq"; | |
| interrupts = <0x0 0x138 0x0 0x0 0x139 0x0>; | |
| qcom,enable-ice-clk; | |
| clock-names = "ice_core_clk_src", "ice_core_clk", "bus_clk", "iface_clk"; | |
| clocks = <0x37 0xfd6a4301 0x37 0xfd5680a 0x37 0x9ad6fb96 0x37 0x691e0caa>; | |
| qcom,op-freq-hz = <0x1017df80 0x0 0x0 0x0>; | |
| qcom,msm-bus,name = "sdcc_ice_noc"; | |
| qcom,msm-bus,num-cases = <0x2>; | |
| qcom,msm-bus,num-paths = <0x1>; | |
| qcom,msm-bus,vectors-KBps = <0x4e 0x200 0x0 0x0 0x4e 0x200 0x3e8 0x0>; | |
| qcom,bus-vector-names = "MIN", "MAX"; | |
| qcom,instance-type = "sdcc"; | |
| linux,phandle = <0x110>; | |
| phandle = <0x110>; | |
| }; | |
| sdhci@7824900 { | |
| compatible = "qcom,sdhci-msm"; | |
| reg = <0x7824900 0x500 0x7824000 0x800 0x7824e00 0x200>; | |
| reg-names = "hc_mem", "core_mem", "cmdq_mem"; | |
| interrupts = <0x0 0x7b 0x0 0x0 0x8a 0x0>; | |
| interrupt-names = "hc_irq", "pwr_irq"; | |
| sdhc-msm-crypto = <0x110>; | |
| qcom,bus-width = <0x8>; | |
| qcom,devfreq,freq-table = <0x2faf080 0xbebc200>; | |
| qcom,pm-qos-irq-type = "affine_irq"; | |
| qcom,pm-qos-irq-latency = <0x2 0xd5>; | |
| qcom,pm-qos-cpu-groups = <0xf 0xf0>; | |
| qcom,pm-qos-cmdq-latency-us = <0x2 0xd5 0x2 0xd5>; | |
| qcom,pm-qos-legacy-latency-us = <0x2 0xd5 0x2 0xd5>; | |
| qcom,msm-bus,name = "sdhc1"; | |
| qcom,msm-bus,num-cases = <0x9>; | |
| qcom,msm-bus,num-paths = <0x1>; | |
| qcom,msm-bus,vectors-KBps = <0x4e 0x200 0x0 0x0 0x4e 0x200 0x416 0xc80 0x4e 0x200 0xcc3e 0x27100 0x4e 0x200 0xff50 0x30d40 0x4e 0x200 0x1fe9e 0x61a80 0x4e 0x200 0x1fe9e 0x61a80 0x4e 0x200 0x3fd3e 0xc3500 0x4e 0x200 0x3fd3e 0xc3500 0x4e 0x200 0x146cc2 0x3e8000>; | |
| qcom,bus-bw-vectors-bps = <0x0 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xbebc200 0x17d78400 0xffffffff>; | |
| clocks = <0x37 0x691e0caa 0x37 0x9ad6fb96 0x37 0xfd5680a>; | |
| clock-names = "iface_clk", "core_clk", "ice_core_clk"; | |
| qcom,ice-clk-rates = <0x1017df80 0x9896800>; | |
| qcom,large-address-bus; | |
| status = "ok"; | |
| vdd-supply = <0xd9>; | |
| qcom,vdd-voltage-level = <0x2c4020 0x2c4020>; | |
| qcom,vdd-current-level = <0xc8 0x8b290>; | |
| vdd-io-supply = <0xe7>; | |
| qcom,vdd-io-always-on; | |
| qcom,vdd-io-lpm-sup; | |
| qcom,vdd-io-voltage-level = <0x1b7740 0x1b7740>; | |
| qcom,vdd-io-current-level = <0xc8 0x4f588>; | |
| pinctrl-names = "active", "sleep"; | |
| pinctrl-0 = <0x111 0x112 0x113 0x114>; | |
| pinctrl-1 = <0x115 0x116 0x117 0x118>; | |
| qcom,clk-rates = <0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xb71b000 0x16e36000>; | |
| qcom,nonremovable; | |
| qcom,bus-speed-mode = "HS400_1p8v", "HS200_1p8v", "DDR_1p8v"; | |
| }; | |
| sdhci@7864900 { | |
| compatible = "qcom,sdhci-msm"; | |
| reg = <0x7864900 0x500 0x7864000 0x800>; | |
| reg-names = "hc_mem", "core_mem"; | |
| interrupts = <0x0 0x1 0x2>; | |
| interrupt-names = "hc_irq", "pwr_irq", "status_irq"; | |
| qcom,bus-width = <0x4>; | |
| qcom,pm-qos-irq-type = "affine_irq"; | |
| qcom,pm-qos-irq-latency = <0x2 0xd5>; | |
| qcom,pm-qos-cpu-groups = <0xf 0xf0>; | |
| qcom,pm-qos-legacy-latency-us = <0x2 0xd5 0x2 0xd5>; | |
| qcom,devfreq,freq-table = <0x2faf080 0xbebc200>; | |
| qcom,msm-bus,name = "sdhc2"; | |
| qcom,msm-bus,num-cases = <0x8>; | |
| qcom,msm-bus,num-paths = <0x1>; | |
| qcom,msm-bus,vectors-KBps = <0x51 0x200 0x0 0x0 0x51 0x200 0x416 0xc80 0x51 0x200 0xcc3e 0x27100 0x51 0x200 0xff50 0x30d40 0x51 0x200 0x1fe9e 0x61a80 0x51 0x200 0x3fd3e 0xc3500 0x51 0x200 0x3fd3e 0xc3500 0x51 0x200 0x146cc2 0x3e8000>; | |
| qcom,bus-bw-vectors-bps = <0x0 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xbebc200 0xffffffff>; | |
| clocks = <0x37 0x23d5727f 0x37 0x861b20ac>; | |
| clock-names = "iface_clk", "core_clk"; | |
| qcom,large-address-bus; | |
| status = "ok"; | |
| vdd-supply = <0x6a>; | |
| qcom,vdd-voltage-level = <0x2d0370 0x2d0370>; | |
| qcom,vdd-current-level = <0x3a98 0xc3500>; | |
| vdd-io-supply = <0x6b>; | |
| qcom,vdd-io-voltage-level = <0x1b7740 0x2d0370>; | |
| qcom,vdd-io-current-level = <0xc8 0x55f0>; | |
| pinctrl-names = "active", "sleep"; | |
| pinctrl-0 = <0x119 0x11a 0x11b 0x11c>; | |
| pinctrl-1 = <0x11d 0x11e 0x11f 0x120>; | |
| #address-cells = <0x0>; | |
| interrupt-parent = <0x121>; | |
| #interrupt-cells = <0x1>; | |
| interrupt-map-mask = <0xffffffff>; | |
| interrupt-map = <0x0 0x1 0x0 0x7d 0x0 0x1 0x1 0x0 0xdd 0x0 0x2 0xbe 0x85 0x0>; | |
| cd-gpios = <0xbe 0x85 0x0>; | |
| qcom,clk-rates = <0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xbebc200>; | |
| qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50", "SDR104"; | |
| linux,phandle = <0x121>; | |
| phandle = <0x121>; | |
| }; | |
| qcom,spmi@200f000 { | |
| compatible = "qcom,spmi-pmic-arb"; | |
| reg = <0x200f000 0x1000 0x2400000 0x800000 0x2c00000 0x800000 0x3800000 0x200000 0x200a000 0x2100>; | |
| reg-names = "core", "chnls", "obsrvr", "intr", "cnfg"; | |
| interrupts = <0x0 0xbe 0x0>; | |
| qcom,pmic-arb-channel = <0x0>; | |
| qcom,pmic-arb-max-peripherals = <0x100>; | |
| qcom,pmic-arb-max-periph-interrupts = <0x100>; | |
| qcom,pmic-arb-ee = <0x0>; | |
| #interrupt-cells = <0x3>; | |
| interrupt-controller; | |
| #address-cells = <0x1>; | |
| #size-cells = <0x0>; | |
| cell-index = <0x0>; | |
| linux,phandle = <0x124>; | |
| phandle = <0x124>; | |
| qcom,pm8953@0 { | |
| spmi-slave-container; | |
| reg = <0x0>; | |
| #address-cells = <0x1>; | |
| #size-cells = <0x1>; | |
| qcom,revid@100 { | |
| compatible = "qcom,qpnp-revid"; | |
| reg = <0x100 0x100>; | |
| }; | |
| qcom,power-on@800 { | |
| compatible = "qcom,qpnp-power-on"; | |
| reg = <0x800 0x100>; | |
| interrupts = <0x0 0x8 0x0 0x0 0x8 0x1 0x0 0x8 0x4 0x0 0x8 0x5>; | |
| interrupt-names = "kpdpwr", "resin", "resin-bark", "kpdpwr-resin-bark"; | |
| qcom,pon-dbc-delay = <0x3d09>; | |
| qcom,system-reset; | |
| qcom,store-hard-reset-reason; | |
| qcom,pon_1 { | |
| qcom,pon-type = <0x0>; | |
| qcom,pull-up = <0x1>; | |
| qcom,support-reset = <0x1>; | |
| qcom,s1-timer = <0x1a40>; | |
| qcom,s2-timer = <0x0>; | |
| qcom,s2-type = <0x7>; | |
| linux,code = <0x74>; | |
| }; | |
| qcom,pon_2 { | |
| qcom,pon-type = <0x1>; | |
| qcom,pull-up = <0x1>; | |
| linux,code = <0x72>; | |
| }; | |
| qcom,pon_3 { | |
| qcom,pon-type = <0x3>; | |
| qcom,support-reset = <0x1>; | |
| qcom,pull-up = <0x1>; | |
| qcom,s1-timer = <0xc00>; | |
| qcom,s2-timer = <0x7d0>; | |
| qcom,s2-type = <0x1>; | |
| qcom,use-bark; | |
| }; | |
| }; | |
| qcom,temp-alarm@2400 { | |
| compatible = "qcom,qpnp-temp-alarm"; | |
| reg = <0x2400 0x100>; | |
| interrupts = <0x0 0x24 0x0>; | |
| label = "pm8953_tz"; | |
| qcom,channel-num = <0x8>; | |
| qcom,threshold-set = <0x0>; | |
| qcom,temp_alarm-vadc = <0x122>; | |
| }; | |
| qcom,coincell@2800 { | |
| compatible = "qcom,qpnp-coincell"; | |
| reg = <0x2800 0x100>; | |
| }; | |
| mpps { | |
| compatible = "qcom,qpnp-pin"; | |
| spmi-dev-container; | |
| gpio-controller; | |
| #gpio-cells = <0x2>; | |
| #address-cells = <0x1>; | |
| #size-cells = <0x1>; | |
| label = "pm8953-mpp"; | |
| mpp@a000 { | |
| reg = <0xa000 0x100>; | |
| qcom,pin-num = <0x1>; | |
| status = "disabled"; | |
| }; | |
| mpp@a100 { | |
| reg = <0xa100 0x100>; | |
| qcom,pin-num = <0x2>; | |
| qcom,mode = <0x4>; | |
| qcom,invert = <0x1>; | |
| qcom,ain-route = <0x1>; | |
| qcom,master-en = <0x1>; | |
| qcom,src-sel = <0x0>; | |
| }; | |
| mpp@a200 { | |
| reg = <0xa200 0x100>; | |
| qcom,pin-num = <0x3>; | |
| status = "disabled"; | |
| }; | |
| mpp@a300 { | |
| reg = <0xa300 0x100>; | |
| qcom,pin-num = <0x4>; | |
| qcom,mode = <0x4>; | |
| qcom,invert = <0x1>; | |
| qcom,ain-route = <0x3>; | |
| qcom,master-en = <0x1>; | |
| qcom,src-sel = <0x0>; | |
| }; | |
| }; | |
| gpios { | |
| spmi-dev-container; | |
| compatible = "qcom,qpnp-pin"; | |
| gpio-controller; | |
| #gpio-cells = <0x2>; | |
| #address-cells = <0x1>; | |
| #size-cells = <0x1>; | |
| label = "pm8953-gpio"; | |
| linux,phandle = <0xf5>; | |
| phandle = <0xf5>; | |
| gpio@c000 { | |
| reg = <0xc000 0x100>; | |
| qcom,pin-num = <0x1>; | |
| status = "ok"; | |
| qcom,mode = <0x1>; | |
| qcom,pull = <0x5>; | |
| qcom,vin-sel = <0x0>; | |
| qcom,src-sel = <0x2>; | |
| qcom,master-en = <0x1>; | |
| qcom,out-strength = <0x2>; | |
| }; | |
| gpio@c100 { | |
| reg = <0xc100 0x100>; | |
| qcom,pin-num = <0x2>; | |
| status = "okay"; | |
| qcom,mode = <0x0>; | |
| qcom,output-type = <0x0>; | |
| qcom,pull = <0x0>; | |
| qcom,vin-sel = <0x2>; | |
| qcom,out-strength = <0x3>; | |
| qcom,src-sel = <0x0>; | |
| qcom,master-en = <0x1>; | |
| }; | |
| gpio@c200 { | |
| reg = <0xc200 0x100>; | |
| qcom,pin-num = <0x3>; | |
| status = "disabled"; | |
| }; | |
| gpio@c300 { | |
| reg = <0xc300 0x100>; | |
| qcom,pin-num = <0x4>; | |
| status = "disabled"; | |
| }; | |
| gpio@c400 { | |
| reg = <0xc400 0x100>; | |
| qcom,pin-num = <0x5>; | |
| status = "disabled"; | |
| }; | |
| gpio@c500 { | |
| reg = <0xc500 0x100>; | |
| qcom,pin-num = <0x6>; | |
| status = "disabled"; | |
| }; | |
| gpio@c600 { | |
| reg = <0xc600 0x100>; | |
| qcom,pin-num = <0x7>; | |
| status = "disabled"; | |
| }; | |
| gpio@c700 { | |
| reg = <0xc700 0x100>; | |
| qcom,pin-num = <0x8>; | |
| status = "disabled"; | |
| }; | |
| }; | |
| vadc@3100 { | |
| compatible = "qcom,qpnp-vadc"; | |
| reg = <0x3100 0x100>; | |
| #address-cells = <0x1>; | |
| #size-cells = <0x0>; | |
| interrupts = <0x0 0x31 0x0>; | |
| interrupt-names = "eoc-int-en-set"; | |
| qcom,adc-bit-resolution = <0xf>; | |
| qcom,adc-vdd-reference = <0x708>; | |
| qcom,vadc-poll-eoc; | |
| linux,phandle = <0x122>; | |
| phandle = <0x122>; | |
| chan@8 { | |
| label = "die_temp"; | |
| reg = <0x8>; | |
| qcom,decimation = <0x0>; | |
| qcom,pre-div-channel-scaling = <0x0>; | |
| qcom,calibration-type = "absolute"; | |
| qcom,scale-function = <0x3>; | |
| qcom,hw-settle-time = <0x0>; | |
| qcom,fast-avg-setup = <0x0>; | |
| }; | |
| chan@9 { | |
| label = "ref_625mv"; | |
| reg = <0x9>; | |
| qcom,decimation = <0x0>; | |
| qcom,pre-div-channel-scaling = <0x0>; | |
| qcom,calibration-type = "absolute"; | |
| qcom,scale-function = <0x0>; | |
| qcom,hw-settle-time = <0x0>; | |
| qcom,fast-avg-setup = <0x0>; | |
| }; | |
| chan@a { | |
| label = "ref_1250v"; | |
| reg = <0xa>; | |
| qcom,decimation = <0x0>; | |
| qcom,pre-div-channel-scaling = <0x0>; | |
| qcom,calibration-type = "absolute"; | |
| qcom,scale-function = <0x0>; | |
| qcom,hw-settle-time = <0x0>; | |
| qcom,fast-avg-setup = <0x0>; | |
| }; | |
| chan@c { | |
| label = "ref_buf_625mv"; | |
| reg = <0xc>; | |
| qcom,decimation = <0x0>; | |
| qcom,pre-div-channel-scaling = <0x0>; | |
| qcom,calibration-type = "absolute"; | |
| qcom,scale-function = <0x0>; | |
| qcom,hw-settle-time = <0x0>; | |
| qcom,fast-avg-setup = <0x0>; | |
| }; | |
| chan@5 { | |
| label = "vcoin"; | |
| reg = <0x5>; | |
| qcom,decimation = <0x0>; | |
| qcom,pre-div-channel-scaling = <0x1>; | |
| qcom,calibration-type = "absolute"; | |
| qcom,scale-function = <0x0>; | |
| qcom,hw-settle-time = <0x0>; | |
| qcom,fast-avg-setup = <0x0>; | |
| }; | |
| chan@7 { | |
| label = "vph_pwr"; | |
| reg = <0x7>; | |
| qcom,decimation = <0x0>; | |
| qcom,pre-div-channel-scaling = <0x1>; | |
| qcom,calibration-type = "absolute"; | |
| qcom,scale-function = <0x0>; | |
| qcom,hw-settle-time = <0x0>; | |
| qcom,fast-avg-setup = <0x0>; | |
| }; | |
| chan@36 { | |
| label = "pa_therm0"; | |
| reg = <0x36>; | |
| qcom,decimation = <0x0>; | |
| qcom,pre-div-channel-scaling = <0x0>; | |
| qcom,calibration-type = "ratiometric"; | |
| qcom,scale-function = <0x2>; | |
| qcom,hw-settle-time = <0x2>; | |
| qcom,fast-avg-setup = <0x0>; | |
| }; | |
| chan@32 { | |
| label = "xo_therm"; | |
| reg = <0x32>; | |
| qcom,decimation = <0x0>; | |
| qcom,pre-div-channel-scaling = <0x0>; | |
| qcom,calibration-type = "ratiometric"; | |
| qcom,scale-function = <0x4>; | |
| qcom,hw-settle-time = <0x2>; | |
| qcom,fast-avg-setup = <0x0>; | |
| qcom,vadc-thermal-node; | |
| }; | |
| chan@3c { | |
| label = "xo_therm_buf"; | |
| reg = <0x3c>; | |
| qcom,decimation = <0x0>; | |
| qcom,pre-div-channel-scaling = <0x0>; | |
| qcom,calibration-type = "ratiometric"; | |
| qcom,scale-function = <0x4>; | |
| qcom,hw-settle-time = <0x2>; | |
| qcom,fast-avg-setup = <0x0>; | |
| qcom,vadc-thermal-node; | |
| }; | |
| chan@13 { | |
| label = "case_therm"; | |
| reg = <0x13>; | |
| qcom,decimation = <0x0>; | |
| qcom,pre-div-channel-scaling = <0x0>; | |
| qcom,calibration-type = "ratiometric"; | |
| qcom,scale-function = <0x2>; | |
| qcom,hw-settle-time = <0x2>; | |
| qcom,fast-avg-setup = <0x0>; | |
| qcom,vadc-thermal-node; | |
| }; | |
| }; | |
| vadc@3400 { | |
| compatible = "qcom,qpnp-adc-tm"; | |
| reg = <0x3400 0x100>; | |
| #address-cells = <0x1>; | |
| #size-cells = <0x0>; | |
| interrupts = <0x0 0x34 0x0 0x0 0x34 0x3 0x0 0x34 0x4>; | |
| interrupt-names = "eoc-int-en-set", "high-thr-en-set", "low-thr-en-set"; | |
| qcom,adc-bit-resolution = <0xf>; | |
| qcom,adc-vdd-reference = <0x708>; | |
| qcom,adc_tm-vadc = <0x122>; | |
| linux,phandle = <0x10d>; | |
| phandle = <0x10d>; | |
| chan@36 { | |
| label = "pa_therm0"; | |
| reg = <0x36>; | |
| qcom,decimation = <0x0>; | |
| qcom,pre-div-channel-scaling = <0x0>; | |
| qcom,calibration-type = "ratiometric"; | |
| qcom,scale-function = <0x2>; | |
| qcom,hw-settle-time = <0x2>; | |
| qcom,fast-avg-setup = <0x0>; | |
| qcom,btm-channel-number = <0x48>; | |
| qcom,thermal-node; | |
| }; | |
| chan@7 { | |
| label = "vph_pwr"; | |
| reg = <0x7>; | |
| qcom,decimation = <0x0>; | |
| qcom,pre-div-channel-scaling = <0x1>; | |
| qcom,calibration-type = "absolute"; | |
| qcom,scale-function = <0x0>; | |
| qcom,hw-settle-time = <0x0>; | |
| qcom,fast-avg-setup = <0x0>; | |
| qcom,btm-channel-number = <0x68>; | |
| }; | |
| }; | |
| qcom,pm8953_rtc { | |
| spmi-dev-container; | |
| compatible = "qcom,qpnp-rtc"; | |
| #address-cells = <0x1>; | |
| #size-cells = <0x1>; | |
| qcom,qpnp-rtc-write = <0x0>; | |
| qcom,qpnp-rtc-alarm-pwrup = <0x0>; | |
| qcom,pm8953_rtc_rw@6000 { | |
| reg = <0x6000 0x100>; | |
| }; | |
| qcom,pm8953_rtc_alarm@6100 { | |
| reg = <0x6100 0x100>; | |
| interrupts = <0x0 0x61 0x1>; | |
| }; | |
| }; | |
| qcom,pm8953_typec@bf00 { | |
| compatible = "qcom,qpnp-typec"; | |
| reg = <0xbf00 0x100>; | |
| interrupts = <0x0 0xbf 0x0 0x0 0xbf 0x1 0x0 0xbf 0x2 0x0 0xbf 0x3 0x0 0xbf 0x4 0x0 0xbf 0x6 0x0 0xbf 0x7>; | |
| interrupt-names = "vrd-change", "ufp-detect", "ufp-detach", "dfp-detect", "dfp-detach", "vbus-err", "vconn-oc"; | |
| ss-mux-supply = <0xea>; | |
| qcom,ssmux-gpio = <0xbe 0x8b 0x1>; | |
| pinctrl-names = "default"; | |
| pinctrl-0 = <0x123>; | |
| }; | |
| qcom,leds@a100 { | |
| status = "okay"; | |
| compatible = "qcom,leds-qpnp"; | |
| reg = <0xa100 0x100>; | |
| label = "mpp"; | |
| qcom,led_mpp_2 { | |
| label = "mpp"; | |
| linux,name = "button-backlight"; | |
| linux,default-trigger = "none"; | |
| qcom,default-state = "off"; | |
| qcom,max-current = <0xa>; | |
| qcom,current-setting = <0x5>; | |
| qcom,id = <0x6>; | |
| qcom,mode = "manual"; | |
| qcom,source-sel = <0x1>; | |
| qcom,mode-ctrl = <0x61>; | |
| }; | |
| }; | |
| }; | |
| qcom,pm8953@1 { | |
| spmi-slave-container; | |
| reg = <0x1>; | |
| #address-cells = <0x1>; | |
| #size-cells = <0x1>; | |
| pwm@bc00 { | |
| status = "disabled"; | |
| compatible = "qcom,qpnp-pwm"; | |
| reg = <0xbc00 0x100>; | |
| reg-names = "qpnp-lpg-channel-base"; | |
| qcom,channel-id = <0x0>; | |
| qcom,supported-sizes = <0x6 0x9>; | |
| #pwm-cells = <0x2>; | |
| }; | |
| spm-regulator@2000 { | |
| compatible = "qcom,spm-regulator"; | |
| reg = <0x2000 0x100>; | |
| regulator-name = "pm8953_s5"; | |
| regulator-min-microvolt = <0x61a80>; | |
| regulator-max-microvolt = <0x116520>; | |
| linux,phandle = <0x13b>; | |
| phandle = <0x13b>; | |
| avs-limit-regulator { | |
| regulator-name = "pm8953_s5_avs_limit"; | |
| regulator-min-microvolt = <0x61a80>; | |
| regulator-max-microvolt = <0x116520>; | |
| linux,phandle = <0x13c>; | |
| phandle = <0x13c>; | |
| }; | |
| }; | |
| 8953_wcd_codec@f000 { | |
| compatible = "qcom,msm8x16_wcd_codec"; | |
| reg = <0xf000 0x100>; | |
| interrupt-parent = <0x124>; | |
| interrupts = <0x1 0xf0 0x0 0x1 0xf0 0x1 0x1 0xf0 0x2 0x1 0xf0 0x3 0x1 0xf0 0x4 0x1 0xf0 0x5 0x1 0xf0 0x6 0x1 0xf0 0x7>; | |
| interrupt-names = "spk_cnp_int", "spk_clip_int", "spk_ocp_int", "ins_rem_det1", "but_rel_det", "but_press_det", "ins_rem_det", "mbhc_int"; | |
| cdc-vdda-cp-supply = <0x125>; | |
| qcom,cdc-vdda-cp-voltage = <0x1cfde0 0x1f47d0>; | |
| qcom,cdc-vdda-cp-current = <0x7a120>; | |
| cdc-vdd-io-supply = <0xe7>; | |
| qcom,cdc-vdd-io-voltage = <0x1b7740 0x1b7740>; | |
| qcom,cdc-vdd-io-current = <0x1388>; | |
| cdc-vdd-pa-supply = <0x125>; | |
| qcom,cdc-vdd-pa-voltage = <0x1cfde0 0x1f47d0>; | |
| qcom,cdc-vdd-pa-current = <0x3f7a0>; | |
| cdc-vdd-mic-bias-supply = <0xfe>; | |
| qcom,cdc-vdd-mic-bias-voltage = <0x2faf08 0x2faf08>; | |
| qcom,cdc-vdd-mic-bias-current = <0x1388>; | |
| qcom,cdc-mclk-clk-rate = <0x927c00>; | |
| qcom,cdc-static-supplies = "cdc-vdd-io", "cdc-vdd-pa", "cdc-vdda-cp"; | |
| qcom,cdc-on-demand-supplies = "cdc-vdd-mic-bias"; | |
| qcom,dig-cdc-base-addr = <0xc0f0000>; | |
| status = "ok"; | |
| linux,phandle = <0x175>; | |
| phandle = <0x175>; | |
| }; | |
| 8953_wcd_codec@f100 { | |
| compatible = "qcom,msm8x16_wcd_codec"; | |
| reg = <0xf100 0x100>; | |
| interrupt-parent = <0x124>; | |
| interrupts = <0x1 0xf1 0x0 0x1 0xf1 0x1 0x1 0xf1 0x2 0x1 0xf1 0x3 0x1 0xf1 0x4 0x1 0xf1 0x5>; | |
| interrupt-names = "ear_ocp_int", "hphr_ocp_int", "hphl_ocp_det", "ear_cnp_int", "hphr_cnp_int", "hphl_cnp_int"; | |
| qcom,dig-cdc-base-addr = <0xc0f0000>; | |
| status = "ok"; | |
| }; | |
| }; | |
| qcom,pmi8940@2 { | |
| spmi-slave-container; | |
| reg = <0x2>; | |
| #address-cells = <0x1>; | |
| #size-cells = <0x1>; | |
| qcom,revid@100 { | |
| compatible = "qcom,qpnp-revid"; | |
| reg = <0x100 0x100>; | |
| linux,phandle = <0x126>; | |
| phandle = <0x126>; | |
| }; | |
| qcom,power-on@800 { | |
| compatible = "qcom,qpnp-power-on"; | |
| reg = <0x800 0x100>; | |
| qcom,secondary-pon-reset; | |
| qcom,hard-reset-poweroff-type = <0x4>; | |
| qcom,pon_perph_reg { | |
| regulator-name = "pon_spare_reg"; | |
| qcom,pon-spare-reg-addr = <0x8c>; | |
| qcom,pon-spare-reg-bit = <0x1>; | |
| linux,phandle = <0x128>; | |
| phandle = <0x128>; | |
| }; | |
| }; | |
| vadc@3100 { | |
| compatible = "qcom,qpnp-vadc"; | |
| reg = <0x3100 0x100>; | |
| #address-cells = <0x1>; | |
| #size-cells = <0x0>; | |
| interrupts = <0x2 0x31 0x0>; | |
| interrupt-names = "eoc-int-en-set"; | |
| qcom,adc-bit-resolution = <0xf>; | |
| qcom,adc-vdd-reference = <0x708>; | |
| qcom,vadc-poll-eoc; | |
| chan@0 { | |
| label = "usbin"; | |
| reg = <0x0>; | |
| qcom,decimation = <0x0>; | |
| qcom,pre-div-channel-scaling = <0x4>; | |
| qcom,calibration-type = "absolute"; | |
| qcom,scale-function = <0x0>; | |
| qcom,hw-settle-time = <0x0>; | |
| qcom,fast-avg-setup = <0x0>; | |
| }; | |
| chan@1 { | |
| label = "dcin"; | |
| reg = <0x1>; | |
| qcom,decimation = <0x0>; | |
| qcom,pre-div-channel-scaling = <0x4>; | |
| qcom,calibration-type = "absolute"; | |
| qcom,scale-function = <0x0>; | |
| qcom,hw-settle-time = <0x0>; | |
| qcom,fast-avg-setup = <0x0>; | |
| }; | |
| chan@3 { | |
| label = "vchg_sns"; | |
| reg = <0x3>; | |
| qcom,decimation = <0x0>; | |
| qcom,pre-div-channel-scaling = <0x1>; | |
| qcom,calibration-type = "absolute"; | |
| qcom,scale-function = <0x0>; | |
| qcom,hw-settle-time = <0x0>; | |
| qcom,fast-avg-setup = <0x0>; | |
| }; | |
| chan@9 { | |
| label = "ref_625mv"; | |
| reg = <0x9>; | |
| qcom,decimation = <0x0>; | |
| qcom,pre-div-channel-scaling = <0x0>; | |
| qcom,calibration-type = "absolute"; | |
| qcom,scale-function = <0x0>; | |
| qcom,hw-settle-time = <0x0>; | |
| qcom,fast-avg-setup = <0x0>; | |
| }; | |
| chan@a { | |
| label = "ref_1250v"; | |
| reg = <0xa>; | |
| qcom,decimation = <0x0>; | |
| qcom,pre-div-channel-scaling = <0x0>; | |
| qcom,calibration-type = "absolute"; | |
| qcom,scale-function = <0x0>; | |
| qcom,hw-settle-time = <0x0>; | |
| qcom,fast-avg-setup = <0x0>; | |
| }; | |
| chan@d { | |
| label = "chg_temp"; | |
| reg = <0xd>; | |
| qcom,decimation = <0x0>; | |
| qcom,pre-div-channel-scaling = <0x0>; | |
| qcom,calibration-type = "absolute"; | |
| qcom,scale-function = <0x10>; | |
| qcom,hw-settle-time = <0x0>; | |
| qcom,fast-avg-setup = <0x0>; | |
| }; | |
| chan@43 { | |
| label = "usb_dp"; | |
| reg = <0x43>; | |
| qcom,decimation = <0x0>; | |
| qcom,pre-div-channel-scaling = <0x1>; | |
| qcom,calibration-type = "absolute"; | |
| qcom,scale-function = <0x0>; | |
| qcom,hw-settle-time = <0x0>; | |
| qcom,fast-avg-setup = <0x0>; | |
| }; | |
| chan@44 { | |
| label = "usb_dm"; | |
| reg = <0x44>; | |
| qcom,decimation = <0x0>; | |
| qcom,pre-div-channel-scaling = <0x1>; | |
| qcom,calibration-type = "absolute"; | |
| qcom,scale-function = <0x0>; | |
| qcom,hw-settle-time = <0x0>; | |
| qcom,fast-avg-setup = <0x0>; | |
| }; | |
| chan@10 { | |
| label = "pcba_vadc"; | |
| reg = <0x10>; | |
| qcom,decimation = <0x0>; | |
| qcom,pre-div-channel-scaling = <0x0>; | |
| qcom,calibration-type = "ratiometric"; | |
| qcom,scale-function = <0x0>; | |
| qcom,hw-settle-time = <0x1>; | |
| qcom,fast-avg-setup = <0x2>; | |
| }; | |
| }; | |
| mpps { | |
| spmi-dev-container; | |
| compatible = "qcom,qpnp-pin"; | |
| gpio-controller; | |
| #gpio-cells = <0x2>; | |
| #address-cells = <0x1>; | |
| #size-cells = <0x1>; | |
| label = "pmi8940-mpp"; | |
| mpp@a000 { | |
| reg = <0xa000 0x100>; | |
| qcom,pin-num = <0x1>; | |
| qcom,mode = <0x4>; | |
| qcom,invert = <0x1>; | |
| com,ain-route = <0x0>; | |
| qcom,master-en = <0x1>; | |
| qcom,src-sel = <0x0>; | |
| status = "okay"; | |
| }; | |
| mpp@a100 { | |
| reg = <0xa100 0x100>; | |
| qcom,pin-num = <0x2>; | |
| status = "disabled"; | |
| }; | |
| mpp@a300 { | |
| reg = <0xa300 0x100>; | |
| qcom,pin-num = <0x4>; | |
| status = "disabled"; | |
| }; | |
| }; | |
| qcom,qpnp-smbcharger { | |
| spmi-dev-container; | |
| compatible = "qcom,qpnp-smbcharger"; | |
| #address-cells = <0x1>; | |
| #size-cells = <0x1>; | |
| qcom,iterm-ma = <0xc8>; | |
| qcom,float-voltage-mv = <0x1130>; | |
| qcom,resume-delta-mv = <0x32>; | |
| qcom,chg-inhibit-fg; | |
| qcom,rparasitic-uohm = <0x186a0>; | |
| qcom,bms-psy-name = "bms"; | |
| qcom,charge-unknown-battery; | |
| qcom,thermal-mitigation = <0xbb8 0x9c4 0x7d0 0x3e8 0x3e8 0x1f4 0x0>; | |
| qcom,pmic-revid = <0x126>; | |
| qcom,force-aicl-rerun; | |
| qcom,aicl-rerun-period-s = <0xb4>; | |
| qcom,override-usb-current; | |
| qcom,fastchg-current-comp = <0x384>; | |
| qcom,float-voltage-comp = <0xf>; | |
| qcom,battery-data = <0x127>; | |
| status = "okay"; | |
| qcom,chgr@1000 { | |
| reg = <0x1000 0x100>; | |
| interrupts = <0x2 0x10 0x0 0x2 0x10 0x1 0x2 0x10 0x2 0x2 0x10 0x3 0x2 0x10 0x4 0x2 0x10 0x5 0x2 0x10 0x6 0x2 0x10 0x7>; | |
| interrupt-names = "chg-error", "chg-inhibit", "chg-prechg-sft", "chg-complete-chg-sft", "chg-p2f-thr", "chg-rechg-thr", "chg-taper-thr", "chg-tcc-thr"; | |
| }; | |
| qcom,otg@1100 { | |
| reg = <0x1100 0x100>; | |
| interrupts = <0x2 0x11 0x0 0x2 0x11 0x1 0x2 0x11 0x3>; | |
| interrupt-names = "otg-fail", "otg-oc", "usbid-change"; | |
| }; | |
| qcom,bat-if@1200 { | |
| reg = <0x1200 0x100>; | |
| interrupts = <0x2 0x12 0x0 0x2 0x12 0x1 0x2 0x12 0x2 0x2 0x12 0x3 0x2 0x12 0x4 0x2 0x12 0x5 0x2 0x12 0x6 0x2 0x12 0x7>; | |
| interrupt-names = "batt-hot", "batt-warm", "batt-cold", "batt-cool", "batt-ov", "batt-low", "batt-missing", "batt-term-missing"; | |
| }; | |
| qcom,usb-chgpth@1300 { | |
| reg = <0x1300 0x100>; | |
| interrupts = <0x2 0x13 0x0 0x2 0x13 0x1 0x2 0x13 0x2 0x2 0x13 0x5>; | |
| interrupt-names = "usbin-uv", "usbin-ov", "usbin-src-det", "aicl-done"; | |
| }; | |
| qcom,dc-chgpth@1400 { | |
| reg = <0x1400 0x100>; | |
| interrupts = <0x2 0x14 0x0 0x2 0x14 0x1>; | |
| interrupt-names = "dcin-uv", "dcin-ov"; | |
| }; | |
| qcom,chgr-misc@1600 { | |
| reg = <0x1600 0x100>; | |
| interrupts = <0x2 0x16 0x0 0x2 0x16 0x1 0x2 0x16 0x2 0x2 0x16 0x3 0x2 0x16 0x4 0x2 0x16 0x5>; | |
| interrupt-names = "power-ok", "temp-shutdown", "wdog-timeout", "flash-fail", "otst2", "otst3"; | |
| }; | |
| qcom,smbcharger-boost-otg { | |
| regulator-name = "smbcharger_charger_otg"; | |
| linux,phandle = <0x136>; | |
| phandle = <0x136>; | |
| }; | |
| }; | |
| qcom,fg { | |
| spmi-dev-container; | |
| compatible = "qcom,qpnp-fg"; | |
| #address-cells = <0x1>; | |
| #size-cells = <0x1>; | |
| qcom,resume-soc-raw = <0xfe>; | |
| status = "okay"; | |
| qcom,bcl-lm-threshold-ma = <0x7f>; | |
| qcom,bcl-mh-threshold-ma = <0x195>; | |
| qcom,fg-iterm-ma = <0x12c>; | |
| qcom,fg-chg-iterm-ma = <0xc8>; | |
| qcom,pmic-revid = <0x126>; | |
| qcom,fg-cutoff-voltage-mv = <0xd48>; | |
| qcom,irq-volt-empty-mv = <0xc1c>; | |
| qcom,fg-use-vbat-low-empty-soc; | |
| qcom,cycle-counter-en; | |
| qcom,hold-soc-while-full; | |
| qcom,capacity-learning-on; | |
| qcom,fg-cc-cv-threshold-mv = <0x10fe>; | |
| qcom,vbat-estimate-diff-mv = <0xfa>; | |
| qcom,battery-data = <0x127>; | |
| qcom,thermal-coefficients = [c8 86 c1 50 d3 37]; | |
| qcom,cold-bat-decidegc = <0x0>; | |
| qcom,cool-bat-decidegc = <0x96>; | |
| qcom,warm-bat-decidegc = <0x1c2>; | |
| qcom,hot-bat-decidegc = <0x226>; | |
| qcom,bad-battery-detection-enable; | |
| qcom,fg-soc@4000 { | |
| status = "okay"; | |
| reg = <0x4000 0x100>; | |
| interrupts = <0x2 0x40 0x0 0x2 0x40 0x1 0x2 0x40 0x2 0x2 0x40 0x3 0x2 0x40 0x4 0x2 0x40 0x5 0x2 0x40 0x6>; | |
| interrupt-names = "high-soc", "low-soc", "full-soc", "empty-soc", "delta-soc", "first-est-done", "update-soc"; | |
| }; | |
| qcom,fg-batt@4100 { | |
| reg = <0x4100 0x100>; | |
| interrupts = <0x2 0x41 0x0 0x2 0x41 0x1 0x2 0x41 0x2 0x2 0x41 0x3 0x2 0x41 0x4 0x2 0x41 0x5 0x2 0x41 0x6 0x2 0x41 0x7>; | |
| interrupt-names = "soft-cold", "soft-hot", "vbatt-low", "batt-ided", "batt-id-req", "batt-unknown", "batt-missing", "batt-match"; | |
| }; | |
| qcom,revid-tp-rev@1f1 { | |
| reg = <0x1f1 0x1>; | |
| }; | |
| qcom,fg-memif@4400 { | |
| status = "okay"; | |
| reg = <0x4400 0x100>; | |
| interrupts = <0x2 0x44 0x0 0x2 0x44 0x2>; | |
| interrupt-names = "mem-avail", "data-rcvry-sug"; | |
| }; | |
| }; | |
| bcl@4200 { | |
| compatible = "qcom,msm-bcl"; | |
| reg = <0x4200 0xff>; | |
| reg-names = "fg_user_adc"; | |
| interrupts = <0x2 0x42 0x0 0x2 0x42 0x1>; | |
| interrupt-names = "bcl-high-ibat-int", "bcl-low-vbat-int"; | |
| qcom,vbat-scaling-factor = <0x9858>; | |
| qcom,vbat-gain-numerator = <0x1>; | |
| qcom,vbat-gain-denominator = <0x80>; | |
| qcom,vbat-polling-delay-ms = <0x64>; | |
| qcom,ibat-scaling-factor = <0x9858>; | |
| qcom,ibat-gain-numerator = <0x1>; | |
| qcom,ibat-gain-denominator = <0x80>; | |
| qcom,ibat-offset-numerator = <0x4b0>; | |
| qcom,ibat-offset-denominator = <0x1>; | |
| qcom,ibat-polling-delay-ms = <0x64>; | |
| }; | |
| qcom,leds@a100 { | |
| compatible = "qcom,leds-qpnp"; | |
| reg = <0xa100 0x100>; | |
| label = "mpp"; | |
| }; | |
| }; | |
| qcom,pmi8940@3 { | |
| spmi-slave-container; | |
| reg = <0x3>; | |
| #address-cells = <0x1>; | |
| #size-cells = <0x1>; | |
| pwm@b000 { | |
| status = "disabled"; | |
| compatible = "qcom,qpnp-pwm"; | |
| reg = <0xb000 0x100>; | |
| reg-names = "qpnp-lpg-channel-base"; | |
| qcom,channel-id = <0x0>; | |
| qcom,supported-sizes = <0x6 0x9>; | |
| #pwm-cells = <0x2>; | |
| }; | |
| qpnp-labibb-regulator { | |
| status = "ok"; | |
| spmi-dev-container; | |
| compatible = "qcom,qpnp-labibb-regulator"; | |
| #address-cells = <0x1>; | |
| #size-cells = <0x1>; | |
| qcom,pmic-revid = <0x126>; | |
| qpnp,qpnp-labibb-mode = "lcd"; | |
| qcom,ibb@dc00 { | |
| reg = <0xdc00 0x100>; | |
| reg-names = "ibb_reg"; | |
| regulator-name = "ibb_reg"; | |
| regulator-min-microvolt = <0x4630c0>; | |
| regulator-max-microvolt = <0x5b8d80>; | |
| qcom,qpnp-ibb-min-voltage = <0x155cc0>; | |
| qcom,qpnp-ibb-step-size = <0x186a0>; | |
| qcom,qpnp-ibb-slew-rate = <0x1e8480>; | |
| qcom,qpnp-ibb-init-voltage = <0x53ec60>; | |
| qcom,qpnp-ibb-init-amoled-voltage = <0x3d0900>; | |
| qcom,qpnp-ibb-init-lcd-voltage = <0x56f9a0>; | |
| qcom,qpnp-ibb-soft-start = <0x3e8>; | |
| qcom,qpnp-ibb-discharge-resistor = <0x20>; | |
| qcom,qpnp-ibb-lab-pwrup-delay = <0x1f40>; | |
| qcom,qpnp-ibb-lab-pwrdn-delay = <0x1f40>; | |
| qcom,qpnp-ibb-en-discharge; | |
| qcom,qpnp-ibb-full-pull-down; | |
| qcom,qpnp-ibb-pull-down-enable; | |
| qcom,qpnp-ibb-switching-clock-frequency = <0x5c8>; | |
| qcom,qpnp-ibb-limit-maximum-current = <0x60e>; | |
| qcom,qpnp-ibb-debounce-cycle = <0x10>; | |
| qcom,qpnp-ibb-limit-max-current-enable; | |
| qcom,qpnp-ibb-ps-enable; | |
| linux,phandle = <0x1b3>; | |
| phandle = <0x1b3>; | |
| }; | |
| qcom,lab@de00 { | |
| reg = <0xde00 0x100>; | |
| reg-names = "lab"; | |
| regulator-name = "lab_reg"; | |
| regulator-min-microvolt = <0x4630c0>; | |
| regulator-max-microvolt = <0x5b8d80>; | |
| qcom,qpnp-lab-min-voltage = <0x4630c0>; | |
| qcom,qpnp-lab-step-size = <0x186a0>; | |
| qcom,qpnp-lab-slew-rate = <0x1388>; | |
| qcom,qpnp-lab-use-default-voltage; | |
| qcom,qpnp-lab-init-voltage = <0x53ec60>; | |
| qcom,qpnp-lab-init-amoled-voltage = <0x4630c0>; | |
| qcom,qpnp-lab-init-lcd-voltage = <0x53ec60>; | |
| qcom,qpnp-lab-soft-start = <0x320>; | |
| qcom,qpnp-lab-full-pull-down; | |
| qcom,qpnp-lab-pull-down-enable; | |
| qcom,qpnp-lab-switching-clock-frequency = <0x640>; | |
| qcom,qpnp-lab-limit-maximum-current = <0x320>; | |
| qcom,qpnp-lab-limit-max-current-enable; | |
| qcom,qpnp-lab-ps-threshold = <0x28>; | |
| qcom,qpnp-lab-ps-enable; | |
| qcom,qpnp-lab-nfet-size = <0x64>; | |
| qcom,qpnp-lab-pfet-size = <0x64>; | |
| qcom,qpnp-lab-max-precharge-time = <0x1f4>; | |
| qcom,qpnp-ibb-init-lcd-voltage = <0x56f9a0>; | |
| linux,phandle = <0x1b2>; | |
| phandle = <0x1b2>; | |
| }; | |
| }; | |
| qcom,leds@d800 { | |
| compatible = "qcom,qpnp-wled"; | |
| reg = <0xd800 0x100 0xd900 0x100>; | |
| reg-names = "qpnp-wled-ctrl-base", "qpnp-wled-sink-base"; | |
| interrupts = <0x3 0xd8 0x2>; | |
| interrupt-names = "sc-irq"; | |
| status = "okay"; | |
| linux,name = "wled"; | |
| linux,default-trigger = "bkl-trigger"; | |
| qcom,fdbk-output = "auto"; | |
| qcom,vref-mv = <0x15e>; | |
| qcom,switch-freq-khz = <0x320>; | |
| qcom,ovp-mv = <0x733c>; | |
| qcom,ilim-ma = <0x3d4>; | |
| qcom,boost-duty-ns = <0x1a>; | |
| qcom,mod-freq-khz = <0x2580>; | |
| qcom,dim-mode = "hybrid"; | |
| qcom,dim-method = "linear"; | |
| qcom,hyb-thres = <0x271>; | |
| qcom,sync-dly-us = <0x320>; | |
| qcom,fs-curr-ua = <0x4e20>; | |
| qcom,en-phase-stag; | |
| qcom,led-strings-list = [00 01]; | |
| qcom,en-cabc; | |
| qcom,en-ext-pfet-sc-pro; | |
| qcom,cons-sync-write-delay-us = <0x3e8>; | |
| }; | |
| qcom,leds@d300 { | |
| compatible = "qcom,qpnp-flash-led"; | |
| status = "okay"; | |
| reg = <0xd300 0x100>; | |
| label = "flash"; | |
| qcom,headroom = <0x1f4>; | |
| qcom,startup-dly = <0x80>; | |
| qcom,clamp-curr = <0xc8>; | |
| qcom,pmic-charger-support; | |
| qcom,self-check-enabled; | |
| qcom,thermal-derate-enabled; | |
| qcom,thermal-derate-threshold = <0x64>; | |
| qcom,thermal-derate-rate = "5_PERCENT"; | |
| qcom,current-ramp-enabled; | |
| qcom,ramp_up_step = "6P7_US"; | |
| qcom,ramp_dn_step = "6P7_US"; | |
| qcom,vph-pwr-droop-enabled; | |
| qcom,vph-pwr-droop-threshold = <0xbb8>; | |
| qcom,vph-pwr-droop-debounce-time = <0xa>; | |
| qcom,headroom-sense-ch0-enabled; | |
| qcom,headroom-sense-ch1-enabled; | |
| qcom,pmic-revid = <0x126>; | |
| qcom,flash_0 { | |
| label = "flash"; | |
| qcom,led-name = "led:flash_0"; | |
| qcom,default-led-trigger = "flash0_trigger"; | |
| qcom,max-current = <0x3e8>; | |
| qcom,duration = <0x500>; | |
| qcom,id = <0x0>; | |
| qcom,current = <0x271>; | |
| linux,phandle = <0x1bb>; | |
| phandle = <0x1bb>; | |
| }; | |
| qcom,flash_1 { | |
| label = "flash"; | |
| qcom,led-name = "led:flash_1"; | |
| qcom,default-led-trigger = "flash1_trigger"; | |
| qcom,max-current = <0x3e8>; | |
| qcom,duration = <0x500>; | |
| qcom,id = <0x1>; | |
| qcom,current = <0x271>; | |
| linux,phandle = <0x1bc>; | |
| phandle = <0x1bc>; | |
| }; | |
| qcom,torch_0 { | |
| label = "torch"; | |
| qcom,led-name = "led:torch_0"; | |
| qcom,default-led-trigger = "torch0_trigger"; | |
| qcom,max-current = <0xc8>; | |
| qcom,id = <0x0>; | |
| qcom,current = <0x78>; | |
| linux,phandle = <0x1bd>; | |
| phandle = <0x1bd>; | |
| }; | |
| qcom,torch_1 { | |
| label = "torch"; | |
| qcom,led-name = "led:torch_1"; | |
| qcom,default-led-trigger = "torch1_trigger"; | |
| qcom,max-current = <0xc8>; | |
| qcom,id = <0x1>; | |
| qcom,current = <0x78>; | |
| linux,phandle = <0x1be>; | |
| phandle = <0x1be>; | |
| }; | |
| qcom,switch { | |
| label = "switch"; | |
| qcom,led-name = "led:switch"; | |
| qcom,default-led-trigger = "switch_trigger"; | |
| qcom,max-current = <0x3e8>; | |
| qcom,duration = <0x500>; | |
| qcom,id = <0x2>; | |
| qcom,current = <0x271>; | |
| linux,phandle = <0x1bf>; | |
| phandle = <0x1bf>; | |
| reg0 { | |
| regulator-name = "pon_spare_reg"; | |
| }; | |
| }; | |
| }; | |
| qcom,haptic@c000 { | |
| compatible = "qcom,qpnp-haptic"; | |
| reg = <0xc000 0x100>; | |
| interrupts = <0x3 0xc0 0x0 0x3 0xc0 0x1>; | |
| interrupt-names = "sc-irq", "play-irq"; | |
| qcom,pmic-revid = <0x126>; | |
| vcc_pon-supply = <0x128>; | |
| qcom,play-mode = "direct"; | |
| qcom,wave-play-rate-us = <0x148f>; | |
| qcom,actuator-type = "erm"; | |
| qcom,wave-shape = "square"; | |
| qcom,vmax-mv = <0xbb8>; | |
| qcom,ilim-ma = <0x320>; | |
| qcom,sc-deb-cycles = <0x8>; | |
| qcom,int-pwm-freq-khz = <0x1f9>; | |
| qcom,en-brake; | |
| qcom,brake-pattern = <0x3030000>; | |
| qcom,use-play-irq; | |
| qcom,use-sc-irq; | |
| qcom,wave-samples = <0x3e3e3e3e 0x3e3e3e3e>; | |
| qcom,wave-rep-cnt = <0x1>; | |
| qcom,wave-samp-rep-cnt = <0x1>; | |
| }; | |
| }; | |
| }; | |
| qcom,mss@4080000 { | |
| compatible = "qcom,pil-q6v55-mss"; | |
| reg = <0x4080000 0x100 0x194f000 0x10 0x1950000 0x8 0x1951000 0x8 0x4020000 0x40 0x1871000 0x4>; | |
| reg-names = "qdsp6_base", "halt_q6", "halt_modem", "halt_nc", "rmb_base", "restart_reg"; | |
| interrupts = <0x0 0x18 0x1>; | |
| vdd_mss-supply = <0x129>; | |
| vdd_cx-supply = <0xff>; | |
| vdd_cx-voltage = <0x180>; | |
| vdd_mx-supply = <0x102>; | |
| vdd_mx-uV = <0x180>; | |
| vdd_pll-supply = <0x106>; | |
| qcom,vdd_pll = <0x1b7740>; | |
| clocks = <0x37 0xe97a8354 0x37 0x111cde81 0x37 0x67544d62 0x37 0xde2adeb1>; | |
| clock-names = "xo", "iface_clk", "bus_clk", "mem_clk"; | |
| qcom,proxy-clock-names = "xo"; | |
| qcom,active-clock-names = "iface_clk", "bus_clk", "mem_clk"; | |
| qcom,pas-id = <0x5>; | |
| qcom,pil-mss-memsetup; | |
| qcom,firmware-name = "modem"; | |
| qcom,pil-self-auth; | |
| qcom,sysmon-id = <0x0>; | |
| qcom,ssctl-instance-id = <0x12>; | |
| qcom,qdsp6v56-1-10; | |
| qcom,gpio-err-fatal = <0x12a 0x0 0x0>; | |
| qcom,gpio-err-ready = <0x12a 0x1 0x0>; | |
| qcom,gpio-proxy-unvote = <0x12a 0x2 0x0>; | |
| qcom,gpio-stop-ack = <0x12a 0x3 0x0>; | |
| qcom,gpio-shutdown-ack = <0x12a 0x7 0x0>; | |
| qcom,gpio-force-stop = <0x12b 0x0 0x0>; | |
| memory-region = <0x12c>; | |
| }; | |
| qcom,lpass@c200000 { | |
| compatible = "qcom,pil-tz-generic"; | |
| reg = <0xc200000 0x100>; | |
| interrupts = <0x0 0x125 0x1>; | |
| vdd_cx-supply = <0xff>; | |
| qcom,proxy-reg-names = "vdd_cx"; | |
| qcom,vdd_cx-uV-uA = <0x180 0x186a0>; | |
| clocks = <0x37 0xb72aa4c9 0x37 0xd390d2 0x37 0x94de4919 0x37 0xd4415c9b 0x37 0x37a21414>; | |
| clock-names = "xo", "scm_core_clk", "scm_iface_clk", "scm_bus_clk", "scm_core_clk_src"; | |
| qcom,proxy-clock-names = "xo", "scm_core_clk", "scm_iface_clk", "scm_bus_clk", "scm_core_clk_src"; | |
| qcom,scm_core_clk_src-freq = <0x4c4b400>; | |
| qcom,pas-id = <0x1>; | |
| qcom,complete-ramdump; | |
| qcom,proxy-timeout-ms = <0x2710>; | |
| qcom,smem-id = <0x1a7>; | |
| qcom,sysmon-id = <0x1>; | |
| qcom,ssctl-instance-id = <0x14>; | |
| qcom,firmware-name = "adsp"; | |
| qcom,gpio-err-fatal = <0x12d 0x0 0x0>; | |
| qcom,gpio-proxy-unvote = <0x12d 0x2 0x0>; | |
| qcom,gpio-err-ready = <0x12d 0x1 0x0>; | |
| qcom,gpio-stop-ack = <0x12d 0x3 0x0>; | |
| qcom,gpio-force-stop = <0x12e 0x0 0x0>; | |
| memory-region = <0x12f>; | |
| }; | |
| qcom,venus@1de0000 { | |
| compatible = "qcom,pil-tz-generic"; | |
| reg = <0x1de0000 0x4000>; | |
| vdd-supply = <0xb8>; | |
| qcom,proxy-reg-names = "vdd"; | |
| clocks = <0x37 0xf76a02bb 0x37 0x8d778c6 0x37 0xcdf4c8f6 0x37 0xd390d2 0x37 0x94de4919 0x37 0xd4415c9b 0x37 0x37a21414>; | |
| clock-names = "core_clk", "iface_clk", "bus_clk", "scm_core_clk", "scm_iface_clk", "scm_bus_clk", "scm_core_clk_src"; | |
| qcom,proxy-clock-names = "core_clk", "iface_clk", "bus_clk", "scm_core_clk", "scm_iface_clk", "scm_bus_clk", "scm_core_clk_src"; | |
| qcom,scm_core_clk_src-freq = <0x4c4b400>; | |
| qcom,msm-bus,name = "pil-venus"; | |
| qcom,msm-bus,num-cases = <0x2>; | |
| qcom,msm-bus,num-paths = <0x1>; | |
| qcom,msm-bus,vectors-KBps = <0x3f 0x200 0x0 0x0 0x3f 0x200 0x0 0x4a380>; | |
| qcom,pas-id = <0x9>; | |
| qcom,proxy-timeout-ms = <0x64>; | |
| qcom,firmware-name = "venus"; | |
| memory-region = <0x130>; | |
| }; | |
| qcom,msm-ssc-sensors { | |
| compatible = "qcom,msm-ssc-sensors"; | |
| }; | |
| qcom,pronto@a21b000 { | |
| compatible = "qcom,pil-tz-generic"; | |
| reg = <0xa21b000 0x3000>; | |
| interrupts = <0x0 0x95 0x1>; | |
| vdd_pronto_pll-supply = <0x106>; | |
| proxy-reg-names = "vdd_pronto_pll"; | |
| vdd_pronto_pll-uV-uA = <0x1b7740 0x4650>; | |
| clocks = <0x37 0x89dae6d0 0x37 0xd390d2 0x37 0x94de4919 0x37 0xd4415c9b 0x37 0x37a21414>; | |
| clock-names = "xo", "scm_core_clk", "scm_iface_clk", "scm_bus_clk", "scm_core_clk_src"; | |
| qcom,proxy-clock-names = "xo", "scm_core_clk", "scm_iface_clk", "scm_bus_clk", "scm_core_clk_src"; | |
| qcom,scm_core_clk_src = <0x4c4b400>; | |
| qcom,pas-id = <0x6>; | |
| qcom,proxy-timeout-ms = <0x2710>; | |
| qcom,smem-id = <0x1a6>; | |
| qcom,sysmon-id = <0x6>; | |
| qcom,ssctl-instance-id = <0x13>; | |
| qcom,firmware-name = "wcnss"; | |
| qcom,gpio-err-fatal = <0x131 0x0 0x0>; | |
| qcom,gpio-err-ready = <0x131 0x1 0x0>; | |
| qcom,gpio-proxy-unvote = <0x131 0x2 0x0>; | |
| qcom,gpio-stop-ack = <0x131 0x3 0x0>; | |
| qcom,gpio-force-stop = <0x132 0x0 0x0>; | |
| memory-region = <0x133>; | |
| }; | |
| ssusb@7000000 { | |
| compatible = "qcom,dwc-usb3-msm"; | |
| reg = <0x7000000 0xfc000 0x7e000 0x400>; | |
| reg-names = "core_base", "ahb2phy_base"; | |
| #address-cells = <0x1>; | |
| #size-cells = <0x1>; | |
| ranges; | |
| interrupts = <0x0 0x88 0x0 0x0 0xdc 0x0 0x0 0x86 0x0>; | |
| interrupt-names = "hs_phy_irq", "ss_phy_irq", "pwr_event_irq"; | |
| USB3_GDSC-supply = <0x134>; | |
| qcom,usb-dbm = <0x135>; | |
| qcom,msm-bus,name = "usb3"; | |
| qcom,msm-bus,num-cases = <0x3>; | |
| qcom,msm-bus,num-paths = <0x1>; | |
| qcom,detect-dpdm-floating; | |
| qcom,msm-bus,vectors-KBps = <0x3d 0x200 0x0 0x0 0x3d 0x200 0x3a980 0xc3500 0x3d 0x200 0x3a980 0xc3500>; | |
| qcom,dwc-usb3-msm-tx-fifo-size = <0x5328>; | |
| clocks = <0x37 0xb3b4e2cb 0x37 0xf7f4b314 0x37 0xa800b65a 0x37 0xd0b65c92 0x37 0xfad488ce 0x37 0xccb7e26f>; | |
| clock-names = "core_clk", "iface_clk", "utmi_clk", "sleep_clk", "xo", "cfg_ahb_clk"; | |
| vbus_dwc3-supply = <0x136>; | |
| dwc3@7000000 { | |
| compatible = "snps,dwc3"; | |
| reg = <0x7000000 0xc8d0>; | |
| interrupt-parent = <0x1>; | |
| interrupts = <0x0 0x8c 0x0>; | |
| usb-phy = <0x137 0x138>; | |
| tx-fifo-resize; | |
| snps,usb3-u1u2-disable; | |
| snps,nominal-elastic-buffer; | |
| snps,is-utmi-l1-suspend; | |
| snps,hird-threshold = [00]; | |
| }; | |
| qcom,usbbam@7104000 { | |
| compatible = "qcom,usb-bam-msm"; | |
| reg = <0x7104000 0x1a934>; | |
| interrupt-parent = <0x1>; | |
| interrupts = <0x0 0x87 0x0>; | |
| qcom,bam-type = <0x0>; | |
| qcom,usb-bam-fifo-baseaddr = "\b`P"; | |
| qcom,usb-bam-num-pipes = <0x8>; | |
| qcom,ignore-core-reset-ack; | |
| qcom,disable-clk-gating; | |
| qcom,usb-bam-override-threshold = <0x4001>; | |
| qcom,usb-bam-max-mbps-highspeed = <0x190>; | |
| qcom,usb-bam-max-mbps-superspeed = <0xe10>; | |
| qcom,reset-bam-on-connect; | |
| qcom,pipe0 { | |
| label = "ssusb-ipa-out-0"; | |
| qcom,usb-bam-mem-type = <0x1>; | |
| qcom,dir = <0x0>; | |
| qcom,pipe-num = <0x0>; | |
| qcom,peer-bam = <0x1>; | |
| qcom,src-bam-pipe-index = <0x1>; | |
| qcom,data-fifo-size = <0x8000>; | |
| qcom,descriptor-fifo-size = <0x2000>; | |
| }; | |
| qcom,pipe1 { | |
| label = "ssusb-ipa-in-0"; | |
| qcom,usb-bam-mem-type = <0x1>; | |
| qcom,dir = <0x1>; | |
| qcom,pipe-num = <0x0>; | |
| qcom,peer-bam = <0x1>; | |
| qcom,dst-bam-pipe-index = <0x0>; | |
| qcom,data-fifo-size = <0x8000>; | |
| qcom,descriptor-fifo-size = <0x2000>; | |
| }; | |
| qcom,pipe2 { | |
| label = "ssusb-qdss-in-0"; | |
| qcom,usb-bam-mem-type = <0x2>; | |
| qcom,dir = <0x1>; | |
| qcom,pipe-num = <0x0>; | |
| qcom,peer-bam = <0x0>; | |
| qcom,peer-bam-physical-address = <0x6044000>; | |
| qcom,src-bam-pipe-index = <0x0>; | |
| qcom,dst-bam-pipe-index = <0x2>; | |
| qcom,data-fifo-offset = <0x0>; | |
| qcom,data-fifo-size = <0xe00>; | |
| qcom,descriptor-fifo-offset = <0xe00>; | |
| qcom,descriptor-fifo-size = <0x200>; | |
| }; | |
| qcom,pipe3 { | |
| label = "ssusb-dpl-ipa-in-1"; | |
| qcom,usb-bam-mem-type = <0x1>; | |
| qcom,dir = <0x1>; | |
| qcom,pipe-num = <0x1>; | |
| qcom,peer-bam = <0x1>; | |
| qcom,dst-bam-pipe-index = <0x2>; | |
| qcom,data-fifo-size = <0x8000>; | |
| qcom,descriptor-fifo-size = <0x2000>; | |
| }; | |
| }; | |
| }; | |
| qusb@79000 { | |
| compatible = "qcom,qusb2phy"; | |
| reg = <0x79000 0x180 0x1841030 0x4 0x193f044 0x4 0x193f020 0x4>; | |
| reg-names = "qusb_phy_base", "ref_clk_addr", "tcsr_phy_clk_scheme_sel", "tcsr_phy_level_shift_keeper"; | |
| USB3_GDSC-supply = <0x134>; | |
| vdd-supply = <0x139>; | |
| vdda18-supply = <0x106>; | |
| vdda33-supply = <0xfe>; | |
| qcom,vdd-voltage-level = <0x0 0xe1d48 0xe1d48>; | |
| qcom,qusb-phy-init-seq = <0xf8 0x80 0xb3 0x84 0x83 0x88 0xc0 0x8c 0x14 0x9c 0x30 0x8 0x79 0xc 0x21 0x10 0x0 0x90 0x9f 0x1c 0x0 0x18>; | |
| phy_type = "utmi"; | |
| clocks = <0x37 0xf5304268 0x37 0x16e35a90 0x37 0xccb7e26f 0x37 0x3ce5fa84 0x37 0xf7f4b314 0x37 0xb3b4e2cb>; | |
| clock-names = "ref_clk_src", "ref_clk", "cfg_ahb_clk", "phy_reset", "iface_clk", "core_clk"; | |
| linux,phandle = <0x137>; | |
| phandle = <0x137>; | |
| }; | |
| usb_nop_phy { | |
| status = "disabled"; | |
| compatible = "usb-nop-xceiv"; | |
| }; | |
| ssphy@78000 { | |
| compatible = "qcom,usb-ssphy-qmp"; | |
| reg = <0x78000 0x9f8 0x193f244 0x4 0x193f044 0x4>; | |
| reg-names = "qmp_phy_base", "vls_clamp_reg", "tcsr_phy_clk_scheme_sel"; | |
| qcom,qmp-phy-init-seq = <0xac 0x14 0x1a 0x0 0x34 0x8 0x8 0x0 0x174 0x30 0x30 0x0 0x3c 0x6 0x6 0x0 0xb4 0x0 0x0 0x0 0xb8 0x8 0x8 0x0 0x194 0x6 0x6 0x3e8 0x19c 0x1 0x1 0x0 0x178 0x0 0x0 0x0 0xd0 0x82 0x82 0x0 0xdc 0x55 0x55 0x0 0xe0 0x55 0x55 0x0 0xe4 0x3 0x3 0x0 0x78 0xb 0xb 0x0 0x84 0x16 0x16 0x0 0x90 0x28 0x28 0x0 0x108 0x80 0x80 0x0 0x10c 0x0 0x0 0x0 0x184 0xa 0xa 0x0 0x4c 0x15 0x15 0x0 0x50 0x34 0x34 0x0 0x54 0x0 0x0 0x0 0xc8 0x0 0x0 0x0 0x18c 0x0 0x0 0x0 0xcc 0x0 0x0 0x0 0x128 0x0 0x0 0x0 0xc 0xa 0xa 0x0 0x10 0x1 0x1 0x0 0x1c 0x31 0x31 0x0 0x20 0x1 0x1 0x0 0x14 0x0 0x0 0x0 0x18 0x0 0x0 0x0 0x24 0xde 0xde 0x0 0x28 0x7 0x7 0x0 0x48 0xf 0xf 0x0 0x70 0xf 0xf 0x0 0x100 0x80 0x80 0x0 0x440 0xb 0xb 0x0 0x4d8 0x2 0x2 0x0 0x4dc 0x6c 0x6c 0x0 0x4e0 0xbb 0xbb 0x0 0x508 0x77 0x77 0x0 0x50c 0x80 0x80 0x0 0x514 0x3 0x3 0x0 0x51c 0x16 0x16 0x0 0x448 0x75 0x75 0x0 0x454 0x0 0x0 0x0 0x40c 0xa 0xa 0x0 0x41c 0x6 0x6 0x0 0x510 0x0 0x0 0x0 0x268 0x45 0x45 0x0 0x2ac 0x12 0x12 0x0 0x294 0x6 0x6 0x0 0x254 0x0 0x0 0x0 0x8c8 0x83 0x83 0x0 0x8c4 0x2 0x2 0x0 0x8cc 0x9 0x9 0x0 0x8d0 0xa2 0xa2 0x0 0x8d4 0x85 0x85 0x0 0x880 0xd1 0xd1 0x0 0x884 0x1f 0x1f 0x0 0x888 0x47 0x47 0x0 0x80c 0x9f 0x9f 0x0 0x824 0x17 0x17 0x0 0x828 0xf 0xf 0x0 0x8b8 0x75 0x75 0x0 0x8bc 0x13 0x13 0x0 0x8b0 0x86 0x86 0x0 0x8a0 0x4 0x4 0x0 0x88c 0x44 0x44 0x0 0x870 0xe7 0xe7 0x0 0x874 0x3 0x3 0x0 0x878 0x40 0x40 0x0 0x87c 0x0 0x0 0x0 0x9d8 0x88 0x88 0x0 0xffffffff 0xffffffff 0x0 0x0>; | |
| qcom,qmp-phy-reg-offset = <0x988 0x98c 0x990 0x994 0x974 0x8d8 0x8dc 0x804 0x800 0x808>; | |
| vdd-supply = <0x139>; | |
| core-supply = <0x106>; | |
| qcom,vdd-voltage-level = <0x0 0xe1d48 0xe1d48>; | |
| qcom,vbus-valid-override; | |
| clocks = <0x37 0x555d16b2 0x37 0x26f8a97a 0x37 0xccb7e26f 0x37 0x3d559f1 0x37 0xb1a4f885 0x37 0xf5304268 0x37 0xb85dadfa>; | |
| clock-names = "aux_clk", "pipe_clk", "cfg_ahb_clk", "phy_reset", "phy_phy_reset", "ref_clk_src", "ref_clk"; | |
| linux,phandle = <0x138>; | |
| phandle = <0x138>; | |
| }; | |
| dbm@70f8000 { | |
| compatible = "qcom,usb-dbm-1p5"; | |
| reg = <0x70f8000 0x300>; | |
| qcom,reset-ep-after-lpm-resume; | |
| linux,phandle = <0x135>; | |
| phandle = <0x135>; | |
| }; | |
| android_usb@86000c8 { | |
| compatible = "qcom,android-usb"; | |
| reg = <0x86000c8 0xc8>; | |
| qcom,pm-qos-latency = <0x2 0xd5 0x2b14>; | |
| }; | |
| regulator@019461d4 { | |
| compatible = "qcom,mem-acc-regulator"; | |
| reg = <0x19461d4 0x4 0x19461d8 0x4>; | |
| reg-names = "acc-sel-l1", "acc-sel-l2"; | |
| regulator-name = "apc_mem_acc_corner"; | |
| regulator-min-microvolt = <0x1>; | |
| regulator-max-microvolt = <0x2>; | |
| qcom,corner-acc-map = <0x1 0x0>; | |
| qcom,acc-sel-l1-bit-pos = <0x0>; | |
| qcom,acc-sel-l1-bit-size = <0x1>; | |
| qcom,acc-sel-l2-bit-pos = <0x0>; | |
| qcom,acc-sel-l2-bit-size = <0x1>; | |
| linux,phandle = <0x13d>; | |
| phandle = <0x13d>; | |
| }; | |
| cpr4-ctrl@b018000 { | |
| compatible = "qcom,cpr4-msm8953-apss-regulator"; | |
| reg = <0xb018000 0x4000 0xa4000 0x1000>; | |
| reg-names = "cpr_ctrl", "fuse_base"; | |
| interrupts = <0x0 0xf 0x1>; | |
| interrupt-names = "cpr"; | |
| qcom,cpr-ctrl-name = "apc"; | |
| qcom,cpr-sensor-time = <0x3e8>; | |
| qcom,cpr-loop-time = <0x4c4b40>; | |
| qcom,cpr-idle-cycles = <0xf>; | |
| qcom,cpr-step-quot-init-min = <0xc>; | |
| qcom,cpr-step-quot-init-max = <0xe>; | |
| qcom,cpr-count-mode = <0x0>; | |
| qcom,cpr-count-repeat = <0xe>; | |
| qcom,cpr-down-error-step-limit = <0x1>; | |
| qcom,cpr-up-error-step-limit = <0x1>; | |
| qcom,apm-ctrl = <0x13a>; | |
| qcom,apm-threshold-voltage = <0xcf850>; | |
| qcom,apm-hysteresis-voltage = <0x1388>; | |
| vdd-supply = <0x13b>; | |
| qcom,voltage-step = <0x1388>; | |
| vdd-limit-supply = <0x13c>; | |
| mem-acc-supply = <0x13d>; | |
| qcom,cpr-enable; | |
| qcom,cpr-hw-closed-loop; | |
| qcom,cpr-panic-reg-addr-list = <0xb1d2c18 0xb1d2900 0xb1112b0 0xb018798>; | |
| qcom,cpr-panic-reg-name-list = "CCI_SAW4_PMIC_STS", "CCI_SAW4_VCTL", "APCS_ALIAS0_APM_CTLER_STATUS", "APCS0_CPR_CORE_ADJ_MODE_REG"; | |
| qcom,cpr-temp-point-map = <0xfa 0x28a 0x352>; | |
| qcom,cpr-initial-temp-band = <0x0>; | |
| qcom,cpr-aging-ref-voltage = <0xf1b30>; | |
| thread@0 { | |
| qcom,cpr-thread-id = <0x0>; | |
| qcom,cpr-consecutive-up = <0x0>; | |
| qcom,cpr-consecutive-down = <0x2>; | |
| qcom,cpr-up-threshold = <0x2>; | |
| qcom,cpr-down-threshold = <0x1>; | |
| regulator { | |
| regulator-name = "apc_corner"; | |
| regulator-min-microvolt = <0x1>; | |
| regulator-max-microvolt = <0x9>; | |
| qcom,cpr-fuse-corners = <0x4>; | |
| qcom,cpr-fuse-combos = <0x40>; | |
| qcom,cpr-speed-bins = <0x8>; | |
| qcom,cpr-speed-bin-corners = <0x9 0x0 0x7 0x0 0x0 0x0 0x7 0x9>; | |
| qcom,cpr-corners = <0x9 0x9 0x9 0x9 0x9 0x9 0x9 0x9 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x9 0x9 0x9 0x9 0x9 0x9 0x9 0x9>; | |
| qcom,cpr-corner-fmax-map = <0x1 0x2 0x4 0x9 0x0 0x0 0x0 0x0 0x1 0x2 0x4 0x7 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x2 0x4 0x7 0x1 0x2 0x4 0x9>; | |
| qcom,cpr-voltage-ceiling = <0xae8f8 0xc0df0 0xd1f60 0xd32e8 0xe09c0 0xf1b30 0x104028 0x104028 0x104028 0xae8f8 0xc0df0 0xd1f60 0xd32e8 0xe09c0 0xf1b30 0x104028 0xae8f8 0xc0df0 0xd1f60 0xd32e8 0xe09c0 0xf1b30 0x104028 0xae8f8 0xc0df0 0xd1f60 0xd32e8 0xe09c0 0xf1b30 0x104028 0x104028 0x104028>; | |
| qcom,cpr-voltage-floor = <0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120>; | |
| qcom,cpr-floor-to-ceiling-max-range = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350>; | |
| qcom,cpr-misc-fuse-voltage-adjustment = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x7530 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x7530 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x7530 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x7530 0x0 0x0 0x0 0x0 0x0 0x0>; | |
| qcom,mem-acc-voltage = <0x1 0x1 0x2 0x2 0x2 0x2 0x2 0x2 0x2 0x1 0x1 0x2 0x2 0x2 0x2 0x2 0x1 0x1 0x2 0x2 0x2 0x2 0x2 0x1 0x1 0x2 0x2 0x2 0x2 0x2 0x2 0x2>; | |
| qcom,corner-frequencies = <0x26e8f000 0x3dcc5000 0x538ab800 0x64b54000 0x6b931000 0x74bad000 0x7829b800 0x802c8000 0x839b6800 0x26e8f000 0x3dcc5000 0x538ab800 0x64b54000 0x6b931000 0x74bad000 0x7829b800 0x26e8f000 0x3dcc5000 0x538ab800 0x64b54000 0x6b931000 0x74bad000 0x7829b800 0x26e8f000 0x3dcc5000 0x538ab800 0x64b54000 0x6b931000 0x74bad000 0x7829b800 0x802c8000 0x839b6800>; | |
| qcom,cpr-open-loop-voltage-fuse-adjustment = <0x0 0x0 0x0 0x0 0x61a8 0x0 0x1388 0x9c40 0x61a8 0x0 0x1388 0x9c40 0x61a8 0x0 0x1388 0x9c40 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x61a8 0x0 0x1388 0x9c40 0x61a8 0x0 0x1388 0x9c40 0x61a8 0x0 0x1388 0x9c40 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x61a8 0x0 0x1388 0x9c40 0x61a8 0x0 0x1388 0x9c40 0x61a8 0x0 0x1388 0x9c40 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x61a8 0x0 0x1388 0x9c40 0x61a8 0x0 0x1388 0x9c40 0x61a8 0x0 0x1388 0x9c40 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>; | |
| qcom,cpr-closed-loop-voltage-fuse-adjustment = <0x0 0x0 0x0 0x0 0x2710 0xffffc568 0x0 0x61a8 0x2710 0xffffc568 0x0 0x61a8 0xffffec78 0xffff8ad0 0xffffc568 0x2710 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x2710 0xffffc568 0x0 0x61a8 0x2710 0xffffc568 0x0 0x61a8 0xffffec78 0xffff8ad0 0xffffc568 0x2710 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x2710 0xffffc568 0x0 0x61a8 0x2710 0xffffc568 0x0 0x61a8 0xffffec78 0xffff8ad0 0xffffc568 0x2710 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x2710 0xffffc568 0x0 0x61a8 0x2710 0xffffc568 0x0 0x61a8 0xffffec78 0xffff8ad0 0xffffc568 0x2710 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>; | |
| qcom,cpr-ro-scaling-factor = <0xe1a 0xece 0x0 0x898 0x992 0x906 0x87a 0x8a2 0x91a 0x8a2 0x9a6 0x924 0x30c 0xa8c 0x992 0x82a 0xe1a 0xece 0x0 0x898 0x992 0x906 0x87a 0x8a2 0x91a 0x8a2 0x9a6 0x924 0x30c 0xa8c 0x992 0x82a 0xe1a 0xece 0x0 0x898 0x992 0x906 0x87a 0x8a2 0x91a 0x8a2 0x9a6 0x924 0x30c 0xa8c 0x992 0x82a 0xe1a 0xece 0x0 0x898 0x992 0x906 0x87a 0x8a2 0x91a 0x8a2 0x9a6 0x924 0x30c 0xa8c 0x992 0x82a>; | |
| qcom,allow-voltage-interpolation; | |
| qcom,allow-quotient-interpolation; | |
| qcom,cpr-scaled-open-loop-voltage-as-ceiling; | |
| qcom,corner-allow-temp-adjustment = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x1 0x1 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x1 0x1 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x1 0x1 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x1 0x1 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x1 0x1 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x1 0x1 0x0 0x0 0x0 0x1 0x1 0x1 0x1 0x0 0x0 0x0 0x1 0x1 0x1 0x1 0x0 0x0 0x0 0x1 0x1 0x1 0x1 0x0 0x0 0x0 0x1 0x1 0x1 0x1 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x1 0x1 0x0 0x0 0x0 0x1 0x1 0x1 0x1 0x0 0x0 0x0 0x1 0x1 0x1 0x1 0x0 0x0 0x0 0x1 0x1 0x1 0x1 0x0 0x0 0x0 0x1 0x1 0x1 0x1 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x1 0x1 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x1 0x1 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x1 0x1 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x1 0x1 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x1 0x1 0x0 0x0 0x0 0x0 0x0>; | |
| qcom,cpr-corner1-temp-core-voltage-adjustment = <0x0 0xffffec78 0xffffc568 0xffffb1e0>; | |
| qcom,cpr-corner2-temp-core-voltage-adjustment = <0x0 0xffffec78 0xffffc568 0xffffc568>; | |
| qcom,cpr-corner3-temp-core-voltage-adjustment = <0x0 0xffffec78 0xffffc568 0x0>; | |
| qcom,cpr-corner4-temp-core-voltage-adjustment = <0x0 0xffffec78 0xffffc568 0x0>; | |
| qcom,cpr-aging-max-voltage-adjustment = <0x3a98>; | |
| qcom,cpr-aging-ref-corner = <0x6>; | |
| qcom,cpr-aging-ro-scaling-factor = <0xaf0>; | |
| qcom,allow-aging-voltage-adjustment = <0x0 0x0 0x0 0x1 0x1 0x1 0x1 0x1 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x1 0x1 0x1 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x1 0x1 0x1 0x0 0x0 0x0 0x1 0x1 0x1 0x1 0x1>; | |
| linux,phandle = <0x103>; | |
| phandle = <0x103>; | |
| }; | |
| }; | |
| }; | |
| regulator@0194415c { | |
| compatible = "qcom,mem-acc-regulator"; | |
| reg = <0x194415c 0x4>; | |
| reg-names = "acc-sel-l1"; | |
| regulator-name = "gfx_mem_acc_corner"; | |
| regulator-min-microvolt = <0x1>; | |
| regulator-max-microvolt = <0x2>; | |
| qcom,acc-sel-l1-bit-pos = <0x0>; | |
| qcom,acc-sel-l1-bit-size = <0x1>; | |
| qcom,corner-acc-map = <0x1 0x0>; | |
| linux,phandle = <0x13e>; | |
| phandle = <0x13e>; | |
| }; | |
| ldo@0185f000 { | |
| compatible = "qcom,msm8953-gfx-ldo"; | |
| reg = <0x185f000 0x30 0xa4000 0x1000>; | |
| reg-names = "ldo_addr", "efuse_addr"; | |
| regulator-name = "msm_gfx_ldo"; | |
| regulator-min-microvolt = <0x1>; | |
| regulator-max-microvolt = <0x7>; | |
| qcom,ldo-voltage-ceiling = <0x975e0 0xa6040 0xb71b0>; | |
| qcom,ldo-voltage-floor = <0x7c830 0x7c830 0x927c0>; | |
| qcom,num-corners = <0x7>; | |
| qcom,num-ldo-corners = <0x3>; | |
| qcom,ldo-enable-corner-map = <0x1 0x1 0x1 0x0 0x0 0x0 0x0>; | |
| qcom,init-corner = <0x4>; | |
| vdd-cx-supply = <0xff>; | |
| qcom,vdd-cx-corner-map = <0x40 0x40 0x80 0xc0 0x100 0x140 0x180>; | |
| mem-acc-supply = <0x13e>; | |
| qcom,mem-acc-corner-map = <0x1 0x1 0x1 0x2 0x2 0x2 0x2>; | |
| qcom,ldo-init-voltage-adjustment = <0x88b8 0x61a8 0x0>; | |
| linux,phandle = <0xc8>; | |
| phandle = <0xc8>; | |
| }; | |
| eldo2 { | |
| compatible = "regulator-fixed"; | |
| regulator-name = "eldo2_8953"; | |
| startup-delay-us = <0x0>; | |
| enable-active-high; | |
| gpio = <0xbe 0x32 0x0>; | |
| regulator-always-on; | |
| linux,phandle = <0xfd>; | |
| phandle = <0xfd>; | |
| }; | |
| adv_vreg { | |
| compatible = "regulator-fixed"; | |
| regulator-name = "adv_vreg"; | |
| startup-delay-us = <0x190>; | |
| enable-active-high; | |
| gpio = <0xf5 0x5 0x0>; | |
| linux,phandle = <0xdf>; | |
| phandle = <0xdf>; | |
| }; | |
| qcom,msm-pcm { | |
| compatible = "qcom,msm-pcm-dsp"; | |
| qcom,msm-pcm-dsp-id = <0x0>; | |
| linux,phandle = <0x14c>; | |
| phandle = <0x14c>; | |
| }; | |
| qcom,msm-pcm-routing { | |
| compatible = "qcom,msm-pcm-routing"; | |
| linux,phandle = <0x156>; | |
| phandle = <0x156>; | |
| }; | |
| qcom,msm-ultra-low-latency { | |
| compatible = "qcom,msm-pcm-dsp"; | |
| qcom,msm-pcm-dsp-id = <0x2>; | |
| qcom,msm-pcm-low-latency; | |
| qcom,latency-level = "ultra"; | |
| linux,phandle = <0x14e>; | |
| phandle = <0x14e>; | |
| }; | |
| qcom,msm-pcm-low-latency { | |
| compatible = "qcom,msm-pcm-dsp"; | |
| qcom,msm-pcm-dsp-id = <0x1>; | |
| qcom,msm-pcm-low-latency; | |
| qcom,latency-level = "regular"; | |
| linux,phandle = <0x14d>; | |
| phandle = <0x14d>; | |
| }; | |
| qcom,msm-cpe-lsm { | |
| compatible = "qcom,msm-cpe-lsm"; | |
| linux,phandle = <0x178>; | |
| phandle = <0x178>; | |
| }; | |
| qcom,msm-pcm-lpa { | |
| compatible = "qcom,msm-pcm-lpa"; | |
| linux,phandle = <0x157>; | |
| phandle = <0x157>; | |
| }; | |
| qcom,msm-compress-dsp { | |
| compatible = "qcom,msm-compress-dsp"; | |
| linux,phandle = <0x152>; | |
| phandle = <0x152>; | |
| }; | |
| qcom,msm-voip-dsp { | |
| compatible = "qcom,msm-voip-dsp"; | |
| linux,phandle = <0x14f>; | |
| phandle = <0x14f>; | |
| }; | |
| qcom,msm-pcm-voice { | |
| compatible = "qcom,msm-pcm-voice"; | |
| qcom,destroy-cvd; | |
| linux,phandle = <0x150>; | |
| phandle = <0x150>; | |
| }; | |
| qcom,msm-stub-codec { | |
| compatible = "qcom,msm-stub-codec"; | |
| linux,phandle = <0x174>; | |
| phandle = <0x174>; | |
| }; | |
| qcom,msm-dai-fe { | |
| compatible = "qcom,msm-dai-fe"; | |
| }; | |
| qcom,msm-pcm-afe { | |
| compatible = "qcom,msm-pcm-afe"; | |
| linux,phandle = <0x154>; | |
| phandle = <0x154>; | |
| }; | |
| qcom,msm-pcm-loopback { | |
| compatible = "qcom,msm-pcm-loopback"; | |
| linux,phandle = <0x151>; | |
| phandle = <0x151>; | |
| }; | |
| qcom,msm-dai-mi2s { | |
| compatible = "qcom,msm-dai-mi2s"; | |
| qcom,msm-dai-q6-mi2s-prim { | |
| compatible = "qcom,msm-dai-q6-mi2s"; | |
| qcom,msm-dai-q6-mi2s-dev-id = <0x0>; | |
| qcom,msm-mi2s-rx-lines = <0x3>; | |
| qcom,msm-mi2s-tx-lines = <0x0>; | |
| linux,phandle = <0x159>; | |
| phandle = <0x159>; | |
| }; | |
| qcom,msm-dai-q6-mi2s-sec { | |
| compatible = "qcom,msm-dai-q6-mi2s"; | |
| qcom,msm-dai-q6-mi2s-dev-id = <0x1>; | |
| qcom,msm-mi2s-rx-lines = <0x1>; | |
| qcom,msm-mi2s-tx-lines = <0x0>; | |
| linux,phandle = <0x15a>; | |
| phandle = <0x15a>; | |
| }; | |
| qcom,msm-dai-q6-mi2s-quat { | |
| compatible = "qcom,msm-dai-q6-mi2s"; | |
| qcom,msm-dai-q6-mi2s-dev-id = <0x3>; | |
| qcom,msm-mi2s-rx-lines = <0x1>; | |
| qcom,msm-mi2s-tx-lines = <0x2>; | |
| linux,phandle = <0x15c>; | |
| phandle = <0x15c>; | |
| }; | |
| qcom,msm-dai-q6-mi2s-tert { | |
| compatible = "qcom,msm-dai-q6-mi2s"; | |
| qcom,msm-dai-q6-mi2s-dev-id = <0x2>; | |
| qcom,msm-mi2s-rx-lines = <0x0>; | |
| qcom,msm-mi2s-tx-lines = <0x3>; | |
| linux,phandle = <0x15b>; | |
| phandle = <0x15b>; | |
| }; | |
| qcom,msm-dai-q6-mi2s-quin { | |
| compatible = "qcom,msm-dai-q6-mi2s"; | |
| qcom,msm-dai-q6-mi2s-dev-id = <0x5>; | |
| qcom,msm-mi2s-rx-lines = <0x1>; | |
| qcom,msm-mi2s-tx-lines = <0x2>; | |
| linux,phandle = <0x15d>; | |
| phandle = <0x15d>; | |
| }; | |
| qcom,msm-dai-q6-mi2s-senary { | |
| compatible = "qcom,msm-dai-q6-mi2s"; | |
| qcom,msm-dai-q6-mi2s-dev-id = <0x6>; | |
| qcom,msm-mi2s-rx-lines = <0x0>; | |
| qcom,msm-mi2s-tx-lines = <0x3>; | |
| linux,phandle = <0x15e>; | |
| phandle = <0x15e>; | |
| }; | |
| }; | |
| qcom,msm-lsm-client { | |
| compatible = "qcom,msm-lsm-client"; | |
| linux,phandle = <0x155>; | |
| phandle = <0x155>; | |
| }; | |
| qcom,msm-dai-q6 { | |
| compatible = "qcom,msm-dai-q6"; | |
| qcom,msm-dai-q6-sb-0-rx { | |
| compatible = "qcom,msm-dai-q6-dev"; | |
| qcom,msm-dai-q6-dev-id = <0x4000>; | |
| linux,phandle = <0x15f>; | |
| phandle = <0x15f>; | |
| }; | |
| qcom,msm-dai-q6-sb-0-tx { | |
| compatible = "qcom,msm-dai-q6-dev"; | |
| qcom,msm-dai-q6-dev-id = <0x4001>; | |
| linux,phandle = <0x160>; | |
| phandle = <0x160>; | |
| }; | |
| qcom,msm-dai-q6-sb-1-rx { | |
| compatible = "qcom,msm-dai-q6-dev"; | |
| qcom,msm-dai-q6-dev-id = <0x4002>; | |
| linux,phandle = <0x161>; | |
| phandle = <0x161>; | |
| }; | |
| qcom,msm-dai-q6-sb-1-tx { | |
| compatible = "qcom,msm-dai-q6-dev"; | |
| qcom,msm-dai-q6-dev-id = <0x4003>; | |
| linux,phandle = <0x162>; | |
| phandle = <0x162>; | |
| }; | |
| qcom,msm-dai-q6-sb-2-rx { | |
| compatible = "qcom,msm-dai-q6-dev"; | |
| qcom,msm-dai-q6-dev-id = <0x4004>; | |
| linux,phandle = <0x179>; | |
| phandle = <0x179>; | |
| }; | |
| qcom,msm-dai-q6-sb-2-tx { | |
| compatible = "qcom,msm-dai-q6-dev"; | |
| qcom,msm-dai-q6-dev-id = <0x4005>; | |
| linux,phandle = <0x17a>; | |
| phandle = <0x17a>; | |
| }; | |
| qcom,msm-dai-q6-sb-3-rx { | |
| compatible = "qcom,msm-dai-q6-dev"; | |
| qcom,msm-dai-q6-dev-id = <0x4006>; | |
| linux,phandle = <0x163>; | |
| phandle = <0x163>; | |
| }; | |
| qcom,msm-dai-q6-sb-3-tx { | |
| compatible = "qcom,msm-dai-q6-dev"; | |
| qcom,msm-dai-q6-dev-id = <0x4007>; | |
| linux,phandle = <0x164>; | |
| phandle = <0x164>; | |
| }; | |
| qcom,msm-dai-q6-sb-4-rx { | |
| compatible = "qcom,msm-dai-q6-dev"; | |
| qcom,msm-dai-q6-dev-id = <0x4008>; | |
| linux,phandle = <0x165>; | |
| phandle = <0x165>; | |
| }; | |
| qcom,msm-dai-q6-sb-4-tx { | |
| compatible = "qcom,msm-dai-q6-dev"; | |
| qcom,msm-dai-q6-dev-id = <0x4009>; | |
| linux,phandle = <0x166>; | |
| phandle = <0x166>; | |
| }; | |
| qcom,msm-dai-q6-sb-5-tx { | |
| compatible = "qcom,msm-dai-q6-dev"; | |
| qcom,msm-dai-q6-dev-id = <0x400b>; | |
| linux,phandle = <0x17b>; | |
| phandle = <0x17b>; | |
| }; | |
| qcom,msm-dai-q6-sb-5-rx { | |
| compatible = "qcom,msm-dai-q6-dev"; | |
| qcom,msm-dai-q6-dev-id = <0x400a>; | |
| linux,phandle = <0x17c>; | |
| phandle = <0x17c>; | |
| }; | |
| qcom,msm-dai-q6-bt-sco-rx { | |
| compatible = "qcom,msm-dai-q6-dev"; | |
| qcom,msm-dai-q6-dev-id = <0x3000>; | |
| linux,phandle = <0x167>; | |
| phandle = <0x167>; | |
| }; | |
| qcom,msm-dai-q6-bt-sco-tx { | |
| compatible = "qcom,msm-dai-q6-dev"; | |
| qcom,msm-dai-q6-dev-id = <0x3001>; | |
| linux,phandle = <0x168>; | |
| phandle = <0x168>; | |
| }; | |
| qcom,msm-dai-q6-int-fm-rx { | |
| compatible = "qcom,msm-dai-q6-dev"; | |
| qcom,msm-dai-q6-dev-id = <0x3004>; | |
| linux,phandle = <0x169>; | |
| phandle = <0x169>; | |
| }; | |
| qcom,msm-dai-q6-int-fm-tx { | |
| compatible = "qcom,msm-dai-q6-dev"; | |
| qcom,msm-dai-q6-dev-id = <0x3005>; | |
| linux,phandle = <0x16a>; | |
| phandle = <0x16a>; | |
| }; | |
| qcom,msm-dai-q6-be-afe-pcm-rx { | |
| compatible = "qcom,msm-dai-q6-dev"; | |
| qcom,msm-dai-q6-dev-id = <0xe0>; | |
| linux,phandle = <0x16b>; | |
| phandle = <0x16b>; | |
| }; | |
| qcom,msm-dai-q6-be-afe-pcm-tx { | |
| compatible = "qcom,msm-dai-q6-dev"; | |
| qcom,msm-dai-q6-dev-id = <0xe1>; | |
| linux,phandle = <0x16c>; | |
| phandle = <0x16c>; | |
| }; | |
| qcom,msm-dai-q6-afe-proxy-rx { | |
| compatible = "qcom,msm-dai-q6-dev"; | |
| qcom,msm-dai-q6-dev-id = <0xf1>; | |
| linux,phandle = <0x16d>; | |
| phandle = <0x16d>; | |
| }; | |
| qcom,msm-dai-q6-afe-proxy-tx { | |
| compatible = "qcom,msm-dai-q6-dev"; | |
| qcom,msm-dai-q6-dev-id = <0xf0>; | |
| linux,phandle = <0x16e>; | |
| phandle = <0x16e>; | |
| }; | |
| qcom,msm-dai-q6-afe-loopback-tx { | |
| compatible = "qcom,msm-dai-q6-dev"; | |
| qcom,msm-dai-q6-dev-id = <0x6001>; | |
| }; | |
| qcom,msm-dai-q6-incall-record-rx { | |
| compatible = "qcom,msm-dai-q6-dev"; | |
| qcom,msm-dai-q6-dev-id = <0x8003>; | |
| linux,phandle = <0x16f>; | |
| phandle = <0x16f>; | |
| }; | |
| qcom,msm-dai-q6-incall-record-tx { | |
| compatible = "qcom,msm-dai-q6-dev"; | |
| qcom,msm-dai-q6-dev-id = <0x8004>; | |
| linux,phandle = <0x170>; | |
| phandle = <0x170>; | |
| }; | |
| qcom,msm-dai-q6-incall-music-rx { | |
| compatible = "qcom,msm-dai-q6-dev"; | |
| qcom,msm-dai-q6-dev-id = <0x8005>; | |
| linux,phandle = <0x171>; | |
| phandle = <0x171>; | |
| }; | |
| qcom,msm-dai-q6-incall-music-2-rx { | |
| compatible = "qcom,msm-dai-q6-dev"; | |
| qcom,msm-dai-q6-dev-id = <0x8002>; | |
| linux,phandle = <0x172>; | |
| phandle = <0x172>; | |
| }; | |
| qcom,msm-dai-q6-sb-6-rx { | |
| compatible = "qcom,msm-dai-q6-dev"; | |
| qcom,msm-dai-q6-dev-id = <0x400c>; | |
| linux,phandle = <0x17d>; | |
| phandle = <0x17d>; | |
| }; | |
| }; | |
| qcom,msm-pcm-hostless { | |
| compatible = "qcom,msm-pcm-hostless"; | |
| linux,phandle = <0x153>; | |
| phandle = <0x153>; | |
| }; | |
| qcom,msm-pri-auxpcm { | |
| compatible = "qcom,msm-auxpcm-dev"; | |
| qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>; | |
| qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>; | |
| qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>; | |
| qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>; | |
| qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>; | |
| qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>; | |
| qcom,msm-cpudai-auxpcm-data = <0x0 0x0>; | |
| qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>; | |
| qcom,msm-auxpcm-interface = "primary"; | |
| linux,phandle = <0x158>; | |
| phandle = <0x158>; | |
| }; | |
| qcom,msm-hdmi-dba-codec-rx { | |
| compatible = "qcom,msm-hdmi-dba-codec-rx"; | |
| qcom,dba-bridge-chip = "adv7533"; | |
| linux,phandle = <0x176>; | |
| phandle = <0x176>; | |
| }; | |
| qcom,msm-audio-ion { | |
| compatible = "qcom,msm-audio-ion"; | |
| qcom,smmu-version = <0x1>; | |
| qcom,smmu-enabled; | |
| iommus = <0x13f 0x1>; | |
| }; | |
| qcom,msm-adsp-loader { | |
| compatible = "qcom,adsp-loader"; | |
| qcom,adsp-state = <0x0>; | |
| }; | |
| qcom,avtimer@c0a300c { | |
| compatible = "qcom,avtimer"; | |
| reg = <0xc0a300c 0x4 0xc0a3010 0x4>; | |
| reg-names = "avtimer_lsb_addr", "avtimer_msb_addr"; | |
| qcom,clk-div = <0x1b>; | |
| }; | |
| sound { | |
| status = "ok"; | |
| compatible = "qcom,msm8952-audio-codec"; | |
| qcom,model = "msm8953-snd-card-mtp"; | |
| reg = <0xc051000 0x4 0xc051004 0x4 0xc055000 0x4 0xc052000 0x4>; | |
| reg-names = "csr_gp_io_mux_mic_ctl", "csr_gp_io_mux_spkr_ctl", "csr_gp_io_lpaif_pri_pcm_pri_mode_muxsel", "csr_gp_io_mux_quin_ctl"; | |
| qcom,msm-ext-pa = "primary"; | |
| qcom,msm-mclk-freq = <0x927c00>; | |
| qcom,msm-mbhc-hphl-swh = <0x1>; | |
| qcom,msm-mbhc-gnd-swh = <0x1>; | |
| qcom,msm-hs-micbias-type = "internal"; | |
| qcom,msm-micbias1-ext-cap; | |
| qcom,audio-routing = "RX_BIAS", "MCLK", "SPK_RX_BIAS", "MCLK", "INT_LDO_H", "MCLK", "MIC BIAS External", "Handset Mic", "MIC BIAS Internal2", "Headset Mic", "MIC BIAS External", "Secondary Mic", "AMIC1", "MIC BIAS External", "AMIC2", "MIC BIAS Internal2", "AMIC3", "MIC BIAS External"; | |
| qcom,msm-gpios = "pri_i2s", "ext_pa_gpio", "quin_i2s", "comp_gpio"; | |
| qcom,pinctrl-names = "all_off", "pri_i2s_act", "ext_pa_gpio_act", "pri_i2s_ext_pa_gpio_act", "quin_act", "quin_pri_i2s_act", "quin_ext_pa_gpio_act", "quin_ext_pa_gpio_pri_i2s_act", "comp_gpio_act", "comp_gpio_pri_i2s_act", "comp_gpio_ext_pa_gpio_act", "comp_gpio_pri_i2s_ext_pa_gpio_act", "comp_gpio_quin_act", "comp_gpio_quin_pri_i2s_act", "comp_gpio_quin_ext_pa_gpio_act", "comp_gpio_quin_ext_pa_gpio_pri_i2s_act"; | |
| pinctrl-names = "all_off", "pri_i2s_act", "ext_pa_gpio_act", "pri_i2s_ext_pa_gpio_act", "quin_act", "quin_pri_i2s_act", "quin_ext_pa_gpio_act", "quin_ext_pa_gpio_pri_i2s_act", "comp_gpio_act", "comp_gpio_pri_i2s_act", "comp_gpio_ext_pa_gpio_act", "comp_gpio_pri_i2s_ext_pa_gpio_act", "comp_gpio_quin_act", "comp_gpio_quin_pri_i2s_act", "comp_gpio_quin_ext_pa_gpio_act", "comp_gpio_quin_ext_pa_gpio_pri_i2s_act"; | |
| pinctrl-0 = <0x140 0x141 0x142 0x143 0x144 0x145 0x146>; | |
| pinctrl-1 = <0x147 0x141 0x148 0x146 0x144 0x145>; | |
| pinctrl-2 = <0x140 0x141 0x142 0x149 0x144 0x145>; | |
| pinctrl-3 = <0x147 0x141 0x148 0x149 0x144 0x145>; | |
| pinctrl-4 = <0x140 0x141 0x142 0x146 0x14a 0x14b>; | |
| pinctrl-5 = <0x147 0x141 0x148 0x146 0x14a 0x14b>; | |
| pinctrl-6 = <0x140 0x141 0x142 0x149 0x14a 0x14b>; | |
| pinctrl-7 = <0x147 0x141 0x148 0x149 0x14a 0x14b>; | |
| asoc-platform = <0x14c 0x14d 0x14e 0x14f 0x150 0x151 0x152 0x153 0x154 0x155 0x156 0x157>; | |
| asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1", "msm-pcm-dsp.2", "msm-voip-dsp", "msm-pcm-voice", "msm-pcm-loopback", "msm-compress-dsp", "msm-pcm-hostless", "msm-pcm-afe", "msm-lsm-client", "msm-pcm-routing", "msm-pcm-lpa"; | |
| asoc-cpu = <0x158 0x159 0x15a 0x15b 0x15c 0x15d 0x15e 0x15f 0x160 0x161 0x162 0x163 0x164 0x165 0x166 0x167 0x168 0x169 0x16a 0x16b 0x16c 0x16d 0x16e 0x16f 0x170 0x171 0x172>; | |
| asoc-cpu-names = "msm-dai-q6-auxpcm.1", "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1", "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3", "msm-dai-q6-mi2s.5", "msm-dai-q6-mi2s.6", "msm-dai-q6-dev.16384", "msm-dai-q6-dev.16385", "msm-dai-q6-dev.16386", "msm-dai-q6-dev.16387", "msm-dai-q6-dev.16390", "msm-dai-q6-dev.16391", "msm-dai-q6-dev.16392", "msm-dai-q6-dev.16393", "msm-dai-q6-dev.12288", "msm-dai-q6-dev.12289", "msm-dai-q6-dev.12292", "msm-dai-q6-dev.12293", "msm-dai-q6-dev.224", "msm-dai-q6-dev.225", "msm-dai-q6-dev.241", "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771", "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773", "msm-dai-q6-dev.32770"; | |
| qcom,msm-spk-ext-pa = <0xbe 0x8d 0x0>; | |
| pinctrl-8 = <0x140 0x173 0x142 0x146 0x144 0x145>; | |
| pinctrl-9 = <0x147 0x173 0x148 0x146 0x144 0x145>; | |
| pinctrl-10 = <0x140 0x173 0x142 0x149 0x144 0x145>; | |
| pinctrl-11 = <0x147 0x173 0x148 0x149 0x144 0x145>; | |
| pinctrl-12 = <0x140 0x173 0x142 0x146 0x14a 0x14b>; | |
| pinctrl-13 = <0x147 0x173 0x148 0x146 0x14a 0x14b>; | |
| pinctrl-14 = <0x140 0x173 0x142 0x149 0x14a 0x14b>; | |
| pinctrl-15 = <0x147 0x173 0x148 0x149 0x14a 0x14b>; | |
| asoc-codec = <0x174 0x175 0x176>; | |
| asoc-codec-names = "msm-stub-codec.1", "cajon_codec", "msm-hdmi-dba-codec-rx"; | |
| }; | |
| sound-9335 { | |
| status = "disable"; | |
| compatible = "qcom,msm8952-audio-slim-codec"; | |
| qcom,model = "msm8953-sku3-tasha-snd-card"; | |
| reg = <0xc051000 0x4 0xc051004 0x4 0xc055000 0x4 0xc052000 0x4>; | |
| reg-names = "csr_gp_io_mux_mic_ctl", "csr_gp_io_mux_spkr_ctl", "csr_gp_io_lpaif_pri_pcm_pri_mode_muxsel", "csr_gp_io_mux_quin_ctl"; | |
| qcom,audio-routing = "AIF4 VI", "MCLK", "RX_BIAS", "MCLK", "DMIC0", "MIC BIAS1", "MIC BIAS1", "Digital Mic0", "AMIC2", "MIC BIAS2", "MIC BIAS2", "Headset Mic", "DMIC2", "MIC BIAS3", "MIC BIAS3", "Digital Mic2", "MIC BIAS1", "MICBIAS_REGULATOR", "MIC BIAS2", "MICBIAS_REGULATOR", "MIC BIAS3", "MICBIAS_REGULATOR", "SpkrLeft IN", "SPK1 OUT"; | |
| qcom,hdmi-dba-codec-rx; | |
| qcom,msm-gpios = "quin_i2s", "us_eu_gpio"; | |
| qcom,pinctrl-names = "all_off", "quin_act", "us_eu_gpio_act", "quin_us_eu_gpio_act"; | |
| pinctrl-names = "all_off", "quin_act", "us_eu_gpio_act", "quin_us_eu_gpio_act"; | |
| pinctrl-0 = <0x144 0x145 0x143>; | |
| pinctrl-1 = <0x14a 0x14b 0x143>; | |
| pinctrl-2 = <0x144 0x145 0x177>; | |
| pinctrl-3 = <0x14a 0x14b 0x177>; | |
| qcom,msm-mbhc-hphl-swh = <0x1>; | |
| qcom,msm-mbhc-gnd-swh = <0x0>; | |
| qcom,tasha-mclk-clk-freq = <0x927c00>; | |
| asoc-platform = <0x14c 0x14d 0x14e 0x14f 0x150 0x151 0x152 0x153 0x154 0x155 0x156 0x178 0x157>; | |
| asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1", "msm-pcm-dsp.2", "msm-voip-dsp", "msm-pcm-voice", "msm-pcm-loopback", "msm-compress-dsp", "msm-pcm-hostless", "msm-pcm-afe", "msm-lsm-client", "msm-pcm-routing", "msm-cpe-lsm", "msm-pcm-lpa"; | |
| asoc-cpu = <0x158 0x15b 0x15c 0x15d 0x15f 0x160 0x161 0x162 0x179 0x17a 0x163 0x164 0x165 0x166 0x17b 0x16b 0x16c 0x16d 0x16e 0x16f 0x170 0x171 0x172 0x17c 0x167 0x168 0x169 0x16a 0x17d>; | |
| asoc-cpu-names = "msm-dai-q6-auxpcm.1", "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3", "msm-dai-q6-mi2s.5", "msm-dai-q6-dev.16384", "msm-dai-q6-dev.16385", "msm-dai-q6-dev.16386", "msm-dai-q6-dev.16387", "msm-dai-q6-dev.16388", "msm-dai-q6-dev.16389", "msm-dai-q6-dev.16390", "msm-dai-q6-dev.16391", "msm-dai-q6-dev.16392", "msm-dai-q6-dev.16393", "msm-dai-q6-dev.16395", "msm-dai-q6-dev.224", "msm-dai-q6-dev.225", "msm-dai-q6-dev.241", "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771", "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773", "msm-dai-q6-dev.32770", "msm-dai-q6-dev.16394", "msm-dai-q6-dev.12288", "msm-dai-q6-dev.12289", "msm-dai-q6-dev.12292", "msm-dai-q6-dev.12293", "msm-dai-q6-dev.16396"; | |
| asoc-codec = <0x174 0x176>; | |
| asoc-codec-names = "msm-stub-codec.1", "msm-hdmi-dba-codec-rx"; | |
| qcom,cdc-us-euro-gpios; | |
| qcom,wsa-max-devs = <0x1>; | |
| qcom,wsa-devs = <0x17e 0x17f>; | |
| qcom,wsa-aux-dev-prefix = "SpkrLeft", "SpkrLeft"; | |
| }; | |
| wcd9xxx-irq { | |
| status = "disable"; | |
| compatible = "qcom,wcd9xxx-irq"; | |
| interrupt-controller; | |
| #interrupt-cells = <0x1>; | |
| interrupt-names = "cdc-int"; | |
| pinctrl-names = "default"; | |
| pinctrl-0 = <0x180>; | |
| interrupt-parent = <0xbe>; | |
| interrupts = <0x49 0x0>; | |
| qcom,gpio-connect = <0xbe 0x49 0x0>; | |
| linux,phandle = <0xfa>; | |
| phandle = <0xfa>; | |
| }; | |
| wcd_gpio_ctrl { | |
| status = "disable"; | |
| compatible = "qcom,wcd-gpio-ctrl"; | |
| pinctrl-names = "aud_active", "aud_sleep"; | |
| pinctrl-0 = <0x181>; | |
| pinctrl-1 = <0x182>; | |
| qcom,cdc-rst-n-gpio = <0xbe 0x43 0x0>; | |
| linux,phandle = <0xfb>; | |
| phandle = <0xfb>; | |
| }; | |
| audio_ext_clk { | |
| status = "disable"; | |
| compatible = "qcom,audio-ref-clk"; | |
| clock-names = "osr_clk"; | |
| qcom,node_has_rpm_clock; | |
| #clock-cells = <0x1>; | |
| qcom,audio-ref-clk-gpio = <0xf5 0x1 0x0>; | |
| qcom,lpass-mclk-id = "pri_mclk"; | |
| clocks = <0x37 0xd454019f>; | |
| pinctrl-names = "sleep", "active"; | |
| pinctrl-0 = <0x183>; | |
| pinctrl-1 = <0x184>; | |
| linux,phandle = <0xfc>; | |
| phandle = <0xfc>; | |
| }; | |
| qcom,gdsc@184c018 { | |
| compatible = "qcom,gdsc"; | |
| regulator-name = "gdsc_venus"; | |
| reg = <0x184c018 0x4>; | |
| status = "okay"; | |
| clock-names = "bus_clk", "core_clk"; | |
| clocks = <0x37 0xcdf4c8f6 0x37 0xf76a02bb>; | |
| linux,phandle = <0xb8>; | |
| phandle = <0xb8>; | |
| }; | |
| qcom,gdsc@184d078 { | |
| compatible = "qcom,gdsc"; | |
| regulator-name = "gdsc_mdss"; | |
| reg = <0x184d078 0x4>; | |
| status = "okay"; | |
| clock-names = "core_clk", "bus_clk"; | |
| clocks = <0x37 0x22f3521f 0x37 0x668f51de>; | |
| proxy-supply = <0x185>; | |
| qcom,proxy-consumer-enable; | |
| linux,phandle = <0x185>; | |
| phandle = <0x185>; | |
| }; | |
| qcom,gdsc@185701c { | |
| compatible = "qcom,gdsc"; | |
| regulator-name = "gdsc_jpeg"; | |
| reg = <0x185701c 0x4>; | |
| status = "okay"; | |
| clock-names = "core_clk", "bus_clk"; | |
| clocks = <0x37 0x1ed3f032 0x37 0x3e278896>; | |
| linux,phandle = <0x18a>; | |
| phandle = <0x18a>; | |
| }; | |
| qcom,gdsc@1858034 { | |
| compatible = "qcom,gdsc"; | |
| regulator-name = "gdsc_vfe"; | |
| reg = <0x1858034 0x4>; | |
| status = "okay"; | |
| clock-names = "core_clk", "bus_clk", "micro_clk", "csi_clk"; | |
| clocks = <0x37 0xaaa3cd97 0x37 0x77fe2384 0x37 0xfbbee8cf 0x37 0xcc73453c>; | |
| linux,phandle = <0x187>; | |
| phandle = <0x187>; | |
| }; | |
| qcom,gdsc@185806c { | |
| compatible = "qcom,gdsc"; | |
| regulator-name = "gdsc_vfe1"; | |
| reg = <0x185806c 0x4>; | |
| status = "okay"; | |
| clock-names = "core_clk", "bus_clk", "micro_clk", "csi_clk"; | |
| clocks = <0x37 0xcaf20d99 0x37 0xaf7463b3 0x37 0xfbbee8cf 0x37 0xb1ef6e8b>; | |
| linux,phandle = <0x188>; | |
| phandle = <0x188>; | |
| }; | |
| qcom,gdsc@1858078 { | |
| compatible = "qcom,gdsc"; | |
| regulator-name = "gdsc_cpp"; | |
| reg = <0x1858078 0x4>; | |
| status = "okay"; | |
| clock-names = "core_clk", "bus_clk"; | |
| clocks = <0x37 0x7118a0de 0x37 0xbbf73861>; | |
| linux,phandle = <0x18b>; | |
| phandle = <0x18b>; | |
| }; | |
| qcom,gdsc@185901c { | |
| compatible = "qcom,gdsc"; | |
| regulator-name = "gdsc_oxili_gx"; | |
| reg = <0x185901c 0x4>; | |
| status = "okay"; | |
| clock-names = "core_root_clk"; | |
| clocks = <0x38 0x917f76ef>; | |
| qcom,force-enable-root-clk; | |
| parent-supply = <0xc8>; | |
| linux,phandle = <0x3b>; | |
| phandle = <0x3b>; | |
| }; | |
| qcom,gdsc@184c028 { | |
| compatible = "qcom,gdsc"; | |
| regulator-name = "gdsc_venus_core0"; | |
| reg = <0x184c028 0x4>; | |
| status = "okay"; | |
| qcom,support-hw-trigger; | |
| clock-names = "core0_clk"; | |
| clocks = <0x37 0x83a7f549>; | |
| linux,phandle = <0xb9>; | |
| phandle = <0xb9>; | |
| }; | |
| qcom,gdsc@184c030 { | |
| compatible = "qcom,gdsc"; | |
| regulator-name = "gdsc_venus_core1"; | |
| reg = <0x184c030 0x4>; | |
| status = "disabled"; | |
| }; | |
| qcom,gdsc@185904c { | |
| compatible = "qcom,gdsc"; | |
| regulator-name = "gdsc_oxili_cx"; | |
| reg = <0x185904c 0x4>; | |
| status = "okay"; | |
| clock-names = "core_clk"; | |
| clocks = <0x38 0x49a51fd9>; | |
| linux,phandle = <0x3a>; | |
| phandle = <0x3a>; | |
| }; | |
| qcom,gdsc@183f078 { | |
| compatible = "qcom,gdsc"; | |
| regulator-name = "gdsc_usb30"; | |
| reg = <0x183f078 0x4>; | |
| status = "okay"; | |
| linux,phandle = <0x134>; | |
| phandle = <0x134>; | |
| }; | |
| qcom,msm-cam@1b00000 { | |
| compatible = "qcom,msm-cam"; | |
| reg = <0x1b00000 0x40000>; | |
| reg-names = "msm-cam"; | |
| status = "ok"; | |
| bus-vectors = "suspend", "svs", "nominal", "turbo"; | |
| qcom,bus-votes = <0x0 0x1312d000 0x2625a000 0x2625a000>; | |
| }; | |
| qcom,csiphy@1b34000 { | |
| status = "ok"; | |
| cell-index = <0x0>; | |
| compatible = "qcom,csiphy-v3.5", "qcom,csiphy"; | |
| reg = <0x1b34000 0x1000 0x1b00030 0x4>; | |
| reg-names = "csiphy", "csiphy_clk_mux"; | |
| interrupts = <0x0 0x4e 0x0>; | |
| interrupt-names = "csiphy"; | |
| clocks = <0x37 0x4e814a78 0x37 0x3c0a858f 0x37 0xc8a309be 0x37 0xf8897589 0x37 0xf92304fb 0x37 0x9894b414>; | |
| clock-names = "camss_top_ahb_clk", "ispif_ahb_clk", "csiphy_timer_src_clk", "csiphy_timer_clk", "camss_ahb_src", "camss_ahb_clk"; | |
| qcom,clock-rates = <0x0 0x3ab06a0 0xbebc200 0x0 0x0 0x0>; | |
| }; | |
| qcom,csiphy@1b35000 { | |
| status = "ok"; | |
| cell-index = <0x1>; | |
| compatible = "qcom,csiphy-v3.5", "qcom,csiphy"; | |
| reg = <0x1b35000 0x1000 0x1b00038 0x4>; | |
| reg-names = "csiphy", "csiphy_clk_mux"; | |
| interrupts = <0x0 0x4f 0x0>; | |
| interrupt-names = "csiphy"; | |
| clocks = <0x37 0x4e814a78 0x37 0x3c0a858f 0x37 0x7c0fe23a 0x37 0x4d26438f 0x37 0xf92304fb 0x37 0x9894b414>; | |
| clock-names = "camss_top_ahb_clk", "ispif_ahb_clk", "csiphy_timer_src_clk", "csiphy_timer_clk", "camss_ahb_src", "camss_ahb_clk"; | |
| qcom,clock-rates = <0x0 0x3ab06a0 0xbebc200 0x0 0x0 0x0>; | |
| }; | |
| qcom,csiphy@1b36000 { | |
| status = "ok"; | |
| cell-index = <0x2>; | |
| compatible = "qcom,csiphy-v3.5", "qcom,csiphy"; | |
| reg = <0x1b36000 0x1000 0x1b00040 0x4>; | |
| reg-names = "csiphy", "csiphy_clk_mux"; | |
| interrupts = <0x0 0x13b 0x0>; | |
| interrupt-names = "csiphy"; | |
| clocks = <0x37 0x4e814a78 0x37 0x3c0a858f 0x37 0x62ffea9c 0x37 0xe768898c 0x37 0xf92304fb 0x37 0x9894b414>; | |
| clock-names = "camss_top_ahb_clk", "ispif_ahb_clk", "csiphy_timer_src_clk", "csiphy_timer_clk", "camss_ahb_src", "camss_ahb_clk"; | |
| qcom,clock-rates = <0x0 0x3ab06a0 0xbebc200 0x0 0x0 0x0>; | |
| }; | |
| qcom,csid@1b30000 { | |
| status = "ok"; | |
| cell-index = <0x0>; | |
| compatible = "qcom,csid-v3.5.1", "qcom,csid"; | |
| reg = <0x1b30000 0x400>; | |
| reg-names = "csid"; | |
| interrupts = <0x0 0x33 0x0>; | |
| interrupt-names = "csid"; | |
| qcom,csi-vdd-voltage = <0x12b128>; | |
| qcom,mipi-csi-vdd-supply = <0x186>; | |
| clocks = <0x37 0x4e814a78 0x37 0x3c0a858f 0x37 0x175d672a 0x37 0x227e65bc 0x37 0x6a41ff7 0x37 0x6b01b3e1 0x37 0x61a8a930 0x37 0x7053c7ae 0x37 0x9894b414>; | |
| clock-names = "camss_top_ahb_clk", "ispif_ahb_clk", "csi_ahb_clk", "csi_src_clk", "csi0_phy_clk", "csi_clk", "csi_pix_clk", "csi_rdi_clk", "camss_ahb_clk"; | |
| qcom,clock-rates = <0x0 0x3ab06a0 0x0 0xbebc200 0x0 0x0 0x0 0x0 0x0>; | |
| }; | |
| qcom,csid@1b30400 { | |
| status = "ok"; | |
| cell-index = <0x1>; | |
| compatible = "qcom,csid-v3.5.1", "qcom,csid"; | |
| reg = <0x1b30400 0x400>; | |
| reg-names = "csid"; | |
| interrupts = <0x0 0x34 0x0>; | |
| interrupt-names = "csid"; | |
| qcom,csi-vdd-voltage = <0x12b128>; | |
| qcom,mipi-csi-vdd-supply = <0x186>; | |
| clocks = <0x37 0x4e814a78 0x37 0x3c0a858f 0x37 0x2c2dc261 0x37 0x6a2a6c36 0x37 0xfd1d1fa 0x37 0x1aba4a8c 0x37 0x87fc98d8 0x37 0x6ac996fe 0x37 0x9894b414>; | |
| clock-names = "camss_top_ahb_clk", "ispif_ahb_clk", "csi_ahb_clk", "csi_src_clk", "csi1_phy_clk", "csi_clk", "csi_pix_clk", "csi_rdi_clk", "camss_ahb_clk"; | |
| qcom,clock-rates = <0x0 0x3ab06a0 0x0 0xbebc200 0x0 0x0 0x0 0x0 0x0>; | |
| }; | |
| qcom,csid@1b30800 { | |
| status = "ok"; | |
| cell-index = <0x2>; | |
| compatible = "qcom,csid-v3.5.1", "qcom,csid"; | |
| reg = <0x1b30800 0x400>; | |
| reg-names = "csid"; | |
| interrupts = <0x0 0x99 0x0>; | |
| interrupt-names = "csid"; | |
| qcom,csi-vdd-voltage = <0x12b128>; | |
| qcom,mipi-csi-vdd-supply = <0x186>; | |
| clocks = <0x37 0x4e814a78 0x37 0x3c0a858f 0x37 0xf3f25940 0x37 0x4113589f 0x37 0xbeeffbcd 0x37 0xb6857fa2 0x37 0xa619561a 0x37 0x19fd3f1 0x37 0x9894b414>; | |
| clock-names = "camss_top_ahb_clk", "ispif_ahb_clk", "csi_ahb_clk", "csi_src_clk", "csi2_phy_clk", "csi_clk", "csi_pix_clk", "csi_rdi_clk", "camss_ahb_clk"; | |
| qcom,clock-rates = <0x0 0x3ab06a0 0x0 0xbebc200 0x0 0x0 0x0 0x0 0x0>; | |
| }; | |
| qcom,ispif@1b31000 { | |
| cell-index = <0x0>; | |
| compatible = "qcom,ispif-v3.0", "qcom,ispif"; | |
| reg = <0x1b31000 0x500 0x1b00020 0x10>; | |
| reg-names = "ispif", "csi_clk_mux"; | |
| interrupts = <0x0 0x37 0x0>; | |
| interrupt-names = "ispif"; | |
| qcom,num-isps = <0x2>; | |
| vfe0-vdd-supply = <0x187>; | |
| vfe1-vdd-supply = <0x188>; | |
| qcom,vdd-names = "vfe0-vdd", "vfe1-vdd"; | |
| clocks = <0x37 0x3c0a858f 0x37 0x9894b414 0x37 0x4e814a78 0x37 0xf92304fb 0x37 0x227e65bc 0x37 0x6b01b3e1 0x37 0x7053c7ae 0x37 0x61a8a930 0x37 0x6a2a6c36 0x37 0x1aba4a8c 0x37 0x6ac996fe 0x37 0x87fc98d8 0x37 0x4113589f 0x37 0xb6857fa2 0x37 0x19fd3f1 0x37 0xa619561a 0x37 0xa0c2bd8f 0x37 0xaaa3cd97 0x37 0xcc73453c 0x37 0x4e357366 0x37 0xcaf20d99 0x37 0xb1ef6e8b>; | |
| clock-names = "ispif_ahb_clk", "camss_ahb_clk", "camss_top_ahb_clk", "camss_ahb_src", "csi0_src_clk", "csi0_clk", "csi0_rdi_clk", "csi0_pix_clk", "csi1_src_clk", "csi1_clk", "csi1_rdi_clk", "csi1_pix_clk", "csi2_src_clk", "csi2_clk", "csi2_rdi_clk", "csi2_pix_clk", "vfe0_clk_src", "camss_vfe_vfe0_clk", "camss_csi_vfe0_clk", "vfe1_clk_src", "camss_vfe_vfe1_clk", "camss_csi_vfe1_clk"; | |
| qcom,clock-rates = <0x3ab06a0 0x0 0x0 0x0 0xbebc200 0x0 0x0 0x0 0xbebc200 0x0 0x0 0x0 0xbebc200 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>; | |
| qcom,clock-cntl-support; | |
| qcom,clock-control = "SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "INIT_RATE", "NO_SET_RATE", "NO_SET_RATE", "INIT_RATE", "NO_SET_RATE", "NO_SET_RATE"; | |
| }; | |
| qcom,vfe0@1b10000 { | |
| cell-index = <0x0>; | |
| compatible = "qcom,vfe40"; | |
| reg = <0x1b10000 0x1000 0x1b40000 0x200 0xa4174 0x8>; | |
| reg-names = "vfe", "vfe_vbif", "vfe_fuse"; | |
| interrupts = <0x0 0x39 0x0>; | |
| interrupt-names = "vfe"; | |
| vdd-supply = <0x187>; | |
| clocks = <0x37 0x4e814a78 0x37 0x9894b414 0x37 0xa0c2bd8f 0x37 0xaaa3cd97 0x37 0xcc73453c 0x37 0x4050f47a 0x37 0x77fe2384 0x37 0x3c0a858f>; | |
| clock-names = "camss_top_ahb_clk", "camss_ahb_clk", "vfe_clk_src", "camss_vfe_vfe_clk", "camss_csi_vfe_clk", "iface_clk", "bus_clk", "iface_ahb_clk"; | |
| qcom,clock-rates = <0x0 0x0 0xfe50fb0 0x0 0x0 0x0 0x0 0x0>; | |
| qos-entries = <0x8>; | |
| qos-regs = <0x2c4 0x2c8 0x2cc 0x2d0 0x2d4 0x2d8 0x2dc 0x2e0>; | |
| qos-settings = <0xaa55aa55 0xaa55aa55 0xaa55aa55 0xaa55aa55 0xaa55aa55 0xaa55aa55 0xaa55aa55 0xaa55aa55>; | |
| vbif-entries = <0x1>; | |
| vbif-regs = <0x124>; | |
| vbif-settings = <0x3>; | |
| ds-entries = <0x11>; | |
| ds-regs = <0x988 0x98c 0x990 0x994 0x998 0x99c 0x9a0 0x9a4 0x9a8 0x9ac 0x9b0 0x9b4 0x9b8 0x9bc 0x9c0 0x9c4 0x9c8>; | |
| ds-settings = <0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0x110>; | |
| max-clk-nominal = <0x1bb75640>; | |
| max-clk-turbo = <0x1bb75640>; | |
| }; | |
| qcom,vfe1@1b14000 { | |
| cell-index = <0x1>; | |
| compatible = "qcom,vfe40"; | |
| reg = <0x1b14000 0x1000 0x1ba0000 0x200 0xa4174 0x8>; | |
| reg-names = "vfe", "vfe_vbif", "vfe_fuse"; | |
| interrupts = <0x0 0x1d 0x0>; | |
| interrupt-names = "vfe"; | |
| vdd-supply = <0x188>; | |
| clocks = <0x37 0x4e814a78 0x37 0x9894b414 0x37 0x4e357366 0x37 0xcaf20d99 0x37 0xb1ef6e8b 0x37 0x634a738a 0x37 0xaf7463b3 0x37 0x3c0a858f>; | |
| clock-names = "camss_top_ahb_clk", "camss_ahb_clk", "vfe_clk_src", "camss_vfe_vfe_clk", "camss_csi_vfe_clk", "iface_clk", "bus_clk", "iface_ahb_clk"; | |
| qcom,clock-rates = <0x0 0x0 0xfe50fb0 0x0 0x0 0x0 0x0 0x0>; | |
| qos-entries = <0x8>; | |
| qos-regs = <0x2c4 0x2c8 0x2cc 0x2d0 0x2d4 0x2d8 0x2dc 0x2e0>; | |
| qos-settings = <0xaa55aa55 0xaa55aa55 0xaa55aa55 0xaa55aa55 0xaa55aa55 0xaa55aa55 0xaa55aa55 0xaa55aa55>; | |
| vbif-entries = <0x1>; | |
| vbif-regs = <0x124>; | |
| vbif-settings = <0x3>; | |
| ds-entries = <0x11>; | |
| ds-regs = <0x988 0x98c 0x990 0x994 0x998 0x99c 0x9a0 0x9a4 0x9a8 0x9ac 0x9b0 0x9b4 0x9b8 0x9bc 0x9c0 0x9c4 0x9c8>; | |
| ds-settings = <0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0x110>; | |
| max-clk-nominal = <0x1bb75640>; | |
| max-clk-turbo = <0x1bb75640>; | |
| }; | |
| qcom,vfe { | |
| compatible = "qcom,vfe"; | |
| num_child = <0x2>; | |
| }; | |
| qcom,cam_smmu { | |
| status = "ok"; | |
| compatible = "qcom,msm-cam-smmu"; | |
| msm_cam_smmu_cb1 { | |
| compatible = "qcom,qsmmu-cam-cb"; | |
| iommus = <0x189 0x400 0x189 0x2800>; | |
| label = "vfe"; | |
| qcom,scratch-buf-support; | |
| }; | |
| msm_cam_smmu_cb3 { | |
| compatible = "qcom,qsmmu-cam-cb"; | |
| iommus = <0x189 0x1c00>; | |
| label = "cpp"; | |
| }; | |
| msm_cam_smmu_cb4 { | |
| compatible = "qcom,qsmmu-cam-cb"; | |
| iommus = <0x189 0x1800>; | |
| label = "jpeg_enc0"; | |
| }; | |
| }; | |
| qcom,jpeg@1b1c000 { | |
| status = "ok"; | |
| cell-index = <0x0>; | |
| compatible = "qcom,jpeg"; | |
| reg = <0x1b1c000 0x400 0x1b60000 0xc30>; | |
| reg-names = "jpeg_hw", "jpeg_vbif"; | |
| interrupts = <0x0 0x3b 0x0>; | |
| interrupt-names = "jpeg"; | |
| vdd-supply = <0x18a>; | |
| qcom,vdd-names = "vdd"; | |
| clock-names = "core_clk", "iface_clk", "bus_clk0", "camss_top_ahb_clk", "camss_ahb_clk"; | |
| clocks = <0x37 0x1ed3f032 0x37 0x3bfa7603 0x37 0x3e278896 0x37 0x4e814a78 0x37 0x9894b414>; | |
| qcom,clock-rates = <0xfe50fb0 0x0 0x0 0x0 0x0>; | |
| qcom,qos-reg-settings = <0x28 0x555e 0xc8 0x5555>; | |
| qcom,vbif-reg-settings = <0xc0 0x10101000 0xb0 0x10100010>; | |
| qcom,msm-bus,name = "msm_camera_jpeg0"; | |
| qcom,msm-bus,num-cases = <0x2>; | |
| qcom,msm-bus,num-paths = <0x1>; | |
| qcom,msm-bus,vectors-KBps = <0x3e 0x200 0x0 0x0 0x3e 0x200 0xc3500 0xc3500>; | |
| }; | |
| qcom,irqrouter@1b00000 { | |
| status = "ok"; | |
| cell-index = <0x0>; | |
| compatible = "qcom,irqrouter"; | |
| reg = <0x1b00000 0x100>; | |
| reg-names = "irqrouter"; | |
| }; | |
| qcom,cpp@1b04000 { | |
| status = "ok"; | |
| cell-index = <0x0>; | |
| compatible = "qcom,cpp"; | |
| reg = <0x1b04000 0x100 0x1b80000 0x200 0x1b18000 0x18 0x1858078 0x4>; | |
| reg-names = "cpp", "cpp_vbif", "cpp_hw", "camss_cpp"; | |
| interrupts = <0x0 0x31 0x0>; | |
| interrupt-names = "cpp"; | |
| vdd-supply = <0x18b>; | |
| qcom,vdd-names = "vdd"; | |
| clocks = <0x37 0xf92304fb 0x37 0x4e814a78 0x37 0x8382f56d 0x37 0x4ac95e14 0x37 0xbbf73861 0x37 0x7118a0de 0x37 0xfbbee8cf 0x37 0x9894b414>; | |
| clock-names = "camss_ahb_src", "camss_top_ahb_clk", "cpp_core_clk", "camss_vfe_cpp_ahb_clk", "camss_vfe_cpp_axi_clk", "camss_vfe_cpp_clk", "micro_iface_clk", "camss_ahb_clk"; | |
| qcom,clock-rates = <0x4c4b400 0x0 0xaba9500 0x0 0x0 0xaba9500 0x0 0x0>; | |
| qcom,min-clock-rate = <0x5f5e100>; | |
| qcom,bus-master = <0x1>; | |
| qcom,msm-bus,name = "msm_camera_cpp"; | |
| qcom,msm-bus,num-cases = <0x2>; | |
| qcom,msm-bus,num-paths = <0x1>; | |
| qcom,msm-bus,vectors-KBps = <0x6a 0x200 0x0 0x0 0x6a 0x200 0x0 0x0>; | |
| qcom,msm-bus-vector-dyn-vote; | |
| qcom,cpp-fw-payload-info { | |
| qcom,stripe-base = <0x9c>; | |
| qcom,plane-base = <0x8d>; | |
| qcom,stripe-size = <0x1b>; | |
| qcom,plane-size = <0x5>; | |
| qcom,fe-ptr-off = <0x5>; | |
| qcom,we-ptr-off = <0xb>; | |
| }; | |
| }; | |
| qcom,cci@1b0c000 { | |
| status = "ok"; | |
| cell-index = <0x0>; | |
| compatible = "qcom,cci"; | |
| reg = <0x1b0c000 0x4000>; | |
| #address-cells = <0x1>; | |
| #size-cells = <0x0>; | |
| reg-names = "cci"; | |
| interrupts = <0x0 0x32 0x0>; | |
| interrupt-names = "cci"; | |
| clocks = <0x37 0x3c0a858f 0x37 0x822f3d97 0x37 0xa81c11ba 0x37 0xb7dd8824 0x37 0x9894b414 0x37 0x4e814a78>; | |
| clock-names = "ispif_ahb_clk", "cci_src_clk", "cci_ahb_clk", "camss_cci_clk", "camss_ahb_clk", "camss_top_ahb_clk"; | |
| qcom,clock-rates = <0x3ab06a0 0x124f800 0x0 0x0 0x0 0x0 0x3ab06a0 0x23c3460 0x0 0x0 0x0 0x0>; | |
| pinctrl-names = "cci_default", "cci_suspend"; | |
| pinctrl-0 = <0x18c 0x18d>; | |
| pinctrl-1 = <0x18e 0x18f>; | |
| gpios = <0xbe 0x1d 0x0 0xbe 0x1e 0x0 0xbe 0x1f 0x0 0xbe 0x20 0x0>; | |
| qcom,gpio-tbl-num = <0x0 0x1 0x2 0x3>; | |
| qcom,gpio-tbl-flags = <0x1 0x1 0x1 0x1>; | |
| qcom,gpio-tbl-label = "CCI_I2C_DATA0", "CCI_I2C_CLK0", "CCI_I2C_DATA1", "CCI_I2C_CLK1"; | |
| qcom,i2c_standard_mode { | |
| status = "disabled"; | |
| qcom,hw-thigh = <0x4e>; | |
| qcom,hw-tlow = <0x72>; | |
| qcom,hw-tsu-sto = <0x1c>; | |
| qcom,hw-tsu-sta = <0x1c>; | |
| qcom,hw-thd-dat = <0xa>; | |
| qcom,hw-thd-sta = <0x4d>; | |
| qcom,hw-tbuf = <0x76>; | |
| qcom,hw-scl-stretch-en = <0x0>; | |
| qcom,hw-trdhld = <0x6>; | |
| qcom,hw-tsp = <0x1>; | |
| }; | |
| qcom,i2c_fast_mode { | |
| status = "ok"; | |
| qcom,hw-thigh = <0x14>; | |
| qcom,hw-tlow = <0x1c>; | |
| qcom,hw-tsu-sto = <0x15>; | |
| qcom,hw-tsu-sta = <0x15>; | |
| qcom,hw-thd-dat = <0xd>; | |
| qcom,hw-thd-sta = <0x12>; | |
| qcom,hw-tbuf = <0x20>; | |
| qcom,hw-scl-stretch-en = <0x0>; | |
| qcom,hw-trdhld = <0x6>; | |
| qcom,hw-tsp = <0x3>; | |
| }; | |
| qcom,i2c_custom_mode { | |
| status = "ok"; | |
| qcom,hw-thigh = <0xf>; | |
| qcom,hw-tlow = <0x1c>; | |
| qcom,hw-tsu-sto = <0x15>; | |
| qcom,hw-tsu-sta = <0x15>; | |
| qcom,hw-thd-dat = <0xd>; | |
| qcom,hw-thd-sta = <0x12>; | |
| qcom,hw-tbuf = <0x19>; | |
| qcom,hw-scl-stretch-en = <0x1>; | |
| qcom,hw-trdhld = <0x6>; | |
| qcom,hw-tsp = <0x3>; | |
| }; | |
| qcom,i2c_fast_plus_mode { | |
| status = "ok"; | |
| qcom,hw-thigh = <0x10>; | |
| qcom,hw-tlow = <0x16>; | |
| qcom,hw-tsu-sto = <0x11>; | |
| qcom,hw-tsu-sta = <0x12>; | |
| qcom,hw-thd-dat = <0x10>; | |
| qcom,hw-thd-sta = <0xf>; | |
| qcom,hw-tbuf = <0x13>; | |
| qcom,hw-scl-stretch-en = <0x1>; | |
| qcom,hw-trdhld = <0x3>; | |
| qcom,hw-tsp = <0x3>; | |
| qcom,cci-clk-src = <0x23c3460>; | |
| }; | |
| qcom,actuator@0 { | |
| cell-index = <0x0>; | |
| reg = <0x0>; | |
| compatible = "qcom,actuator"; | |
| qcom,cci-master = <0x0>; | |
| cam_vaf-supply = <0x190>; | |
| qcom,cam-vreg-name = "cam_vaf"; | |
| qcom,cam-vreg-min-voltage = <0x2b7cd0>; | |
| qcom,cam-vreg-max-voltage = <0x2b7cd0>; | |
| qcom,cam-vreg-op-mode = <0x13880>; | |
| linux,phandle = <0x1a5>; | |
| phandle = <0x1a5>; | |
| }; | |
| qcom,actuator@1 { | |
| cell-index = <0x1>; | |
| reg = <0x1>; | |
| compatible = "qcom,actuator"; | |
| qcom,cci-master = <0x1>; | |
| cam_vaf-supply = <0x190>; | |
| qcom,cam-vreg-name = "cam_vaf"; | |
| qcom,cam-vreg-min-voltage = <0x2b7cd0>; | |
| qcom,cam-vreg-max-voltage = <0x2b7cd0>; | |
| qcom,cam-vreg-op-mode = <0x13880>; | |
| linux,phandle = <0x1a8>; | |
| phandle = <0x1a8>; | |
| }; | |
| qcom,eeprom@2 { | |
| cell-index = <0x2>; | |
| reg = <0x2>; | |
| compatible = "qcom,eeprom"; | |
| qcom,cci-master = <0x1>; | |
| qcom,eeprom-name = "ofilm_s5k5e8"; | |
| qcom,slave-addr = <0x5a>; | |
| qcom,num-blocks = <0x8>; | |
| qcom,page0 = <0x1 0xa02 0x2 0x4 0x1 0x0>; | |
| qcom,pageen0 = <0x1 0xa00 0x2 0x1 0x1 0x0>; | |
| qcom,poll0 = <0x0 0x0 0x2 0x0 0x1 0x0>; | |
| qcom,mem0 = <0x40 0xa04 0x2 0x0 0x1 0x0>; | |
| qcom,page1 = <0x1 0xa02 0x2 0x5 0x1 0x0>; | |
| qcom,pageen1 = <0x1 0xa00 0x2 0x1 0x1 0x0>; | |
| qcom,poll1 = <0x0 0x0 0x2 0x0 0x1 0x0>; | |
| qcom,mem1 = <0x40 0xa04 0x2 0x0 0x1 0x0>; | |
| qcom,page2 = <0x1 0xa02 0x2 0x6 0x1 0x0>; | |
| qcom,pageen2 = <0x1 0xa00 0x2 0x1 0x1 0x0>; | |
| qcom,poll2 = <0x0 0x0 0x2 0x0 0x1 0x0>; | |
| qcom,mem2 = <0x40 0xa04 0x2 0x0 0x1 0x0>; | |
| qcom,page3 = <0x1 0xa02 0x2 0x7 0x1 0x0>; | |
| qcom,pageen3 = <0x1 0xa00 0x2 0x1 0x1 0x0>; | |
| qcom,poll3 = <0x0 0x0 0x2 0x0 0x1 0x0>; | |
| qcom,mem3 = <0x40 0xa04 0x2 0x0 0x1 0x0>; | |
| qcom,page4 = <0x1 0xa02 0x2 0x8 0x1 0x0>; | |
| qcom,pageen4 = <0x1 0xa00 0x2 0x1 0x1 0x0>; | |
| qcom,poll4 = <0x0 0x0 0x2 0x0 0x1 0x0>; | |
| qcom,mem4 = <0x40 0xa04 0x2 0x0 0x1 0x0>; | |
| qcom,page5 = <0x1 0xa02 0x2 0x9 0x1 0x0>; | |
| qcom,pageen5 = <0x1 0xa00 0x2 0x1 0x1 0x0>; | |
| qcom,poll5 = <0x0 0x0 0x2 0x0 0x1 0x0>; | |
| qcom,mem5 = <0x40 0xa04 0x2 0x0 0x1 0x0>; | |
| qcom,page6 = <0x1 0xa02 0x2 0xa 0x1 0x0>; | |
| qcom,pageen6 = <0x1 0xa00 0x2 0x1 0x1 0x0>; | |
| qcom,poll6 = <0x0 0x0 0x2 0x0 0x1 0x0>; | |
| qcom,mem6 = <0x40 0xa04 0x2 0x0 0x1 0x0>; | |
| qcom,page7 = <0x1 0xa02 0x2 0xe 0x1 0x0>; | |
| qcom,pageen7 = <0x1 0xa00 0x2 0x1 0x1 0x0>; | |
| qcom,poll7 = <0x0 0x0 0x2 0x0 0x1 0x0>; | |
| qcom,mem7 = <0x2 0xa04 0x2 0x0 0x1 0x0>; | |
| cam_vdig-supply = <0x191>; | |
| cam_vana-supply = <0x192>; | |
| cam_vio-supply = <0xea>; | |
| qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana"; | |
| qcom,cam-vreg-min-voltage = <0x124f80 0x0 0x2ab980>; | |
| qcom,cam-vreg-max-voltage = <0x124f80 0x0 0x2ab980>; | |
| qcom,cam-vreg-op-mode = <0x19a28 0x0 0x13880>; | |
| qcom,gpio-no-mux = <0x0>; | |
| pinctrl-names = "cam_default", "cam_suspend"; | |
| pinctrl-0 = <0x193 0x194>; | |
| pinctrl-1 = <0x195 0x196>; | |
| gpios = <0xbe 0x1b 0x0 0xbe 0x81 0x0>; | |
| qcom,gpio-reset = <0x1>; | |
| qcom,gpio-req-tbl-num = <0x0 0x1>; | |
| qcom,gpio-req-tbl-flags = <0x1 0x0>; | |
| qcom,gpio-req-tbl-label = "CAMIF_MCLK2", "CAM_RESET2"; | |
| qcom,cam-power-seq-type = "sensor_gpio", "sensor_vreg", "sensor_vreg", "sensor_vreg", "sensor_clk", "sensor_gpio"; | |
| qcom,cam-power-seq-val = "sensor_gpio_reset", "cam_vana", "cam_vdig", "cam_vio", "sensor_cam_mclk", "sensor_gpio_reset"; | |
| qcom,cam-power-seq-cfg-val = <0x0 0x1 0x1 0x1 0x16e3600 0x1>; | |
| qcom,cam-power-seq-delay = <0x1 0x0 0x0 0x0 0xa 0x1>; | |
| status = "ok"; | |
| clocks = <0x37 0xa73cad0c 0x37 0x5002d85f>; | |
| clock-names = "cam_src_clk", "cam_clk"; | |
| qcom,clock-rates = <0x16e3600 0x0>; | |
| linux,phandle = <0x1a9>; | |
| phandle = <0x1a9>; | |
| }; | |
| qcom,eeprom@3 { | |
| cell-index = <0x3>; | |
| reg = <0x3>; | |
| compatible = "qcom,eeprom"; | |
| qcom,cci-master = <0x1>; | |
| qcom,eeprom-name = "qtech_ov5675"; | |
| qcom,slave-addr = <0x20>; | |
| qcom,num-blocks = <0xa>; | |
| qcom,page0 = <0x1 0x100 0x2 0x1 0x1 0x1>; | |
| qcom,poll0 = <0x0 0x0 0x2 0x0 0x1 0x1>; | |
| qcom,mem0 = <0x0 0x0 0x2 0x0 0x1 0x0>; | |
| qcom,page1 = <0x1 0x5001 0x2 0x2 0x1 0x1>; | |
| qcom,poll1 = <0x0 0x0 0x2 0x0 0x1 0x1>; | |
| qcom,mem1 = <0x0 0x0 0x2 0x0 0x1 0x0>; | |
| qcom,page2 = <0x1 0x3d84 0x2 0xc0 0x1 0x1>; | |
| qcom,poll2 = <0x0 0x0 0x2 0x0 0x1 0x1>; | |
| qcom,mem2 = <0x0 0x0 0x2 0x0 0x1 0x0>; | |
| qcom,page3 = <0x1 0x3d88 0x2 0x70 0x1 0x1>; | |
| qcom,poll3 = <0x0 0x0 0x2 0x0 0x1 0x1>; | |
| qcom,mem3 = <0x0 0x0 0x2 0x0 0x1 0x0>; | |
| qcom,page4 = <0x1 0x3d89 0x2 0x10 0x1 0x1>; | |
| qcom,poll4 = <0x0 0x0 0x2 0x0 0x1 0x1>; | |
| qcom,mem4 = <0x0 0x0 0x2 0x0 0x1 0x0>; | |
| qcom,page5 = <0x1 0x3d8a 0x2 0x70 0x1 0x0>; | |
| qcom,poll5 = <0x0 0x0 0x2 0x0 0x1 0x1>; | |
| qcom,mem5 = <0x0 0x0 0x2 0x0 0x1 0x0>; | |
| qcom,page6 = <0x1 0x3d8b 0x2 0x29 0x1 0xa>; | |
| qcom,poll6 = <0x0 0x0 0x2 0x0 0x1 0x1>; | |
| qcom,mem6 = <0x0 0x0 0x2 0x0 0x1 0x0>; | |
| qcom,page7 = <0x1 0x3d81 0x2 0x1 0x1 0xa>; | |
| qcom,poll7 = <0x0 0x0 0x2 0x0 0x1 0x1>; | |
| qcom,mem7 = <0x0 0x0 0x2 0x0 0x1 0x0>; | |
| qcom,page8 = <0x0 0x0 0x2 0x0 0x1 0x0>; | |
| qcom,poll8 = <0x0 0x0 0x2 0x0 0x1 0x1>; | |
| qcom,mem8 = <0x28 0x7010 0x2 0x0 0x1 0x5>; | |
| qcom,page9 = <0x1 0x5001 0x2 0x3 0x1 0x5>; | |
| qcom,pageen9 = <0x1 0x100 0x2 0x0 0x1 0x5>; | |
| qcom,poll9 = <0x0 0x0 0x2 0x0 0x1 0x1>; | |
| qcom,mem9 = <0x0 0x0 0x2 0x0 0x1 0x0>; | |
| cam_vdig-supply = <0x191>; | |
| cam_vana-supply = <0x192>; | |
| cam_vio-supply = <0xea>; | |
| qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana"; | |
| qcom,cam-vreg-min-voltage = <0x124f80 0x0 0x2ab980>; | |
| qcom,cam-vreg-max-voltage = <0x124f80 0x0 0x2ab980>; | |
| qcom,cam-vreg-op-mode = <0x19a28 0x0 0x13880>; | |
| qcom,gpio-no-mux = <0x0>; | |
| pinctrl-names = "cam_default", "cam_suspend"; | |
| pinctrl-0 = <0x193 0x194>; | |
| pinctrl-1 = <0x195 0x196>; | |
| gpios = <0xbe 0x1b 0x0 0xbe 0x81 0x0>; | |
| qcom,gpio-reset = <0x1>; | |
| qcom,gpio-req-tbl-num = <0x0 0x1>; | |
| qcom,gpio-req-tbl-flags = <0x1 0x0>; | |
| qcom,gpio-req-tbl-label = "CAMIF_MCLK2", "CAM_RESET2"; | |
| qcom,cam-power-seq-type = "sensor_gpio", "sensor_vreg", "sensor_vreg", "sensor_vreg", "sensor_clk", "sensor_gpio"; | |
| qcom,cam-power-seq-val = "sensor_gpio_reset", "cam_vana", "cam_vdig", "cam_vio", "sensor_cam_mclk", "sensor_gpio_reset"; | |
| qcom,cam-power-seq-cfg-val = <0x0 0x1 0x1 0x1 0x16e3600 0x1>; | |
| qcom,cam-power-seq-delay = <0x1 0x0 0x0 0x0 0xa 0x1>; | |
| status = "ok"; | |
| clocks = <0x37 0xa73cad0c 0x37 0x5002d85f>; | |
| clock-names = "cam_src_clk", "cam_clk"; | |
| qcom,clock-rates = <0x16e3600 0x0>; | |
| linux,phandle = <0x1aa>; | |
| phandle = <0x1aa>; | |
| }; | |
| qcom,eeprom@6 { | |
| cell-index = <0x6>; | |
| qcom,eeprom-name = "arc_ov12a10"; | |
| compatible = "qcom,eeprom"; | |
| qcom,slave-addr = <0xb0>; | |
| qcom,cci-master = <0x0>; | |
| reg = <0x6>; | |
| qcom,num-blocks = <0x1>; | |
| qcom,page0 = <0x0 0x0 0x2 0x1 0x1 0x1>; | |
| qcom,poll0 = <0x0 0x0 0x2 0x0 0x1 0x0>; | |
| qcom,mem0 = <0x1b67 0x0 0x2 0x0 0x1 0x0>; | |
| cam_vio-supply = <0xea>; | |
| cam_vdig-supply = <0x197>; | |
| cam_vaf-supply = <0x190>; | |
| cam_vana-supply = <0x192>; | |
| qcom,cam-vreg-name = "cam_vio", "cam_vdig", "cam_vaf", "cam_vana"; | |
| qcom,cam-vreg-min-voltage = <0x0 0x10c8e0 0x2b7cd0 0x2ab980>; | |
| qcom,cam-vreg-max-voltage = <0x0 0x124f80 0x2b7cd0 0x2ab980>; | |
| qcom,cam-vreg-op-mode = <0x0 0x19a28 0x186a0 0x13880>; | |
| pinctrl-names = "cam_default", "cam_suspend"; | |
| pinctrl-0 = <0x198 0x199 0x19a>; | |
| pinctrl-1 = <0x19b 0x19c 0x19d>; | |
| gpios = <0xbe 0x1a 0x0 0xbe 0x21 0x0 0xbe 0x3e 0x0>; | |
| qcom,gpio-reset = <0x1>; | |
| qcom,gpio-vana = <0x2>; | |
| qcom,gpio-req-tbl-num = <0x0 0x1 0x2>; | |
| qcom,gpio-req-tbl-flags = <0x1 0x0 0x0>; | |
| qcom,gpio-req-tbl-label = "CAMIF_MCLK0", "CAM_RESET0", "CAM_VANA"; | |
| qcom,cam-power-seq-type = "sensor_gpio", "sensor_gpio", "sensor_vreg", "sensor_vreg", "sensor_vreg", "sensor_vreg", "sensor_clk", "sensor_gpio", "sensor_gpio"; | |
| qcom,cam-power-seq-val = "sensor_gpio_reset", "sensor_gpio_standby", "cam_vana", "cam_vdig", "cam_vio", "cam_vaf", "sensor_cam_mclk", "sensor_gpio_reset", "sensor_gpio_standby"; | |
| qcom,cam-power-seq-cfg-val = <0x0 0x0 0x1 0x1 0x1 0x1 0x16e3600 0x1 0x1>; | |
| qcom,cam-power-seq-delay = <0x1 0x1 0x0 0x0 0x0 0x0 0xa 0x1 0x1>; | |
| status = "ok"; | |
| clocks = <0x37 0x266b3853 0x37 0x80902deb>; | |
| clock-names = "cam_src_clk", "cam_clk"; | |
| qcom,clock-rates = <0x16e3600 0x0>; | |
| linux,phandle = <0x1a3>; | |
| phandle = <0x1a3>; | |
| }; | |
| qcom,eeprom@7 { | |
| cell-index = <0x7>; | |
| qcom,eeprom-name = "arc_ov13880"; | |
| compatible = "qcom,eeprom"; | |
| qcom,slave-addr = <0xa0>; | |
| qcom,cci-master = <0x1>; | |
| reg = <0x7>; | |
| qcom,num-blocks = <0x1>; | |
| qcom,page0 = <0x0 0x0 0x2 0x1 0x1 0x1>; | |
| qcom,poll0 = <0x0 0x0 0x2 0x0 0x1 0x0>; | |
| qcom,mem0 = <0x1b67 0x0 0x2 0x0 0x1 0x0>; | |
| cam_vdig-supply = <0x197>; | |
| cam_vana-supply = <0x192>; | |
| cam_vio-supply = <0xea>; | |
| cam_vaf-supply = <0x190>; | |
| qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana", "cam_vaf"; | |
| qcom,cam-vreg-min-voltage = <0x124f80 0x0 0x2ab980 0x2b7cd0>; | |
| qcom,cam-vreg-max-voltage = <0x124f80 0x0 0x2ab980 0x2b7cd0>; | |
| qcom,cam-vreg-op-mode = <0x30d40 0x0 0x13880 0x186a0>; | |
| pinctrl-names = "cam_default", "cam_suspend"; | |
| pinctrl-0 = <0x19e 0x19f>; | |
| pinctrl-1 = <0x1a0 0x1a1>; | |
| gpios = <0xbe 0x1c 0x0 0xbe 0x29 0x0>; | |
| qcom,gpio-reset = <0x1>; | |
| qcom,gpio-req-tbl-num = <0x0 0x1>; | |
| qcom,gpio-req-tbl-flags = <0x1 0x0>; | |
| qcom,gpio-req-tbl-label = "CAMIF_MCLK1", "CAM_RESET1"; | |
| qcom,cam-power-seq-type = "sensor_gpio", "sensor_gpio", "sensor_vreg", "sensor_vreg", "sensor_vreg", "sensor_vreg", "sensor_clk", "sensor_gpio", "sensor_gpio"; | |
| qcom,cam-power-seq-val = "sensor_gpio_reset", "sensor_gpio_standby", "cam_vana", "cam_vdig", "cam_vio", "cam_vaf", "sensor_cam_mclk", "sensor_gpio_reset", "sensor_gpio_standby"; | |
| qcom,cam-power-seq-cfg-val = <0x0 0x0 0x1 0x1 0x1 0x1 0x16e3600 0x1 0x1>; | |
| qcom,cam-power-seq-delay = <0x1 0x1 0x0 0x0 0x0 0x0 0xa 0x1 0x1>; | |
| status = "ok"; | |
| clocks = <0x37 0x42545468 0x37 0x222f8fff>; | |
| clock-names = "cam_src_clk", "cam_clk"; | |
| qcom,clock-rates = <0x16e3600 0x0>; | |
| linux,phandle = <0x1a6>; | |
| phandle = <0x1a6>; | |
| }; | |
| qcom,eeprom@8 { | |
| cell-index = <0x8>; | |
| qcom,eeprom-name = "arc_ofilm_ov12a10"; | |
| compatible = "qcom,eeprom"; | |
| qcom,slave-addr = <0xb0>; | |
| qcom,cci-master = <0x0>; | |
| reg = <0x8>; | |
| qcom,num-blocks = <0x1>; | |
| qcom,page0 = <0x0 0x0 0x2 0x1 0x1 0x1>; | |
| qcom,poll0 = <0x0 0x0 0x2 0x0 0x1 0x0>; | |
| qcom,mem0 = <0x1b67 0x0 0x2 0x0 0x1 0x0>; | |
| cam_vio-supply = <0xea>; | |
| cam_vdig-supply = <0x197>; | |
| cam_vaf-supply = <0x190>; | |
| cam_vana-supply = <0x192>; | |
| qcom,cam-vreg-name = "cam_vio", "cam_vdig", "cam_vaf", "cam_vana"; | |
| qcom,cam-vreg-min-voltage = <0x0 0x10c8e0 0x2b7cd0 0x2ab980>; | |
| qcom,cam-vreg-max-voltage = <0x0 0x124f80 0x2b7cd0 0x2ab980>; | |
| qcom,cam-vreg-op-mode = <0x0 0x19a28 0x186a0 0x13880>; | |
| pinctrl-names = "cam_default", "cam_suspend"; | |
| pinctrl-0 = <0x198 0x199 0x19a>; | |
| pinctrl-1 = <0x19b 0x19c 0x19d>; | |
| gpios = <0xbe 0x1a 0x0 0xbe 0x21 0x0 0xbe 0x3e 0x0>; | |
| qcom,gpio-reset = <0x1>; | |
| qcom,gpio-vana = <0x2>; | |
| qcom,gpio-req-tbl-num = <0x0 0x1 0x2>; | |
| qcom,gpio-req-tbl-flags = <0x1 0x0 0x0>; | |
| qcom,gpio-req-tbl-label = "CAMIF_MCLK0", "CAM_RESET0", "CAM_VANA"; | |
| qcom,cam-power-seq-type = "sensor_gpio", "sensor_gpio", "sensor_vreg", "sensor_vreg", "sensor_vreg", "sensor_vreg", "sensor_clk", "sensor_gpio", "sensor_gpio"; | |
| qcom,cam-power-seq-val = "sensor_gpio_reset", "sensor_gpio_standby", "cam_vana", "cam_vdig", "cam_vio", "cam_vaf", "sensor_cam_mclk", "sensor_gpio_reset", "sensor_gpio_standby"; | |
| qcom,cam-power-seq-cfg-val = <0x0 0x0 0x1 0x1 0x1 0x1 0x16e3600 0x1 0x1>; | |
| qcom,cam-power-seq-delay = <0x1 0x1 0x0 0x0 0x0 0x0 0xa 0x1 0x1>; | |
| status = "ok"; | |
| clocks = <0x37 0x266b3853 0x37 0x80902deb>; | |
| clock-names = "cam_src_clk", "cam_clk"; | |
| qcom,clock-rates = <0x16e3600 0x0>; | |
| linux,phandle = <0x1a4>; | |
| phandle = <0x1a4>; | |
| }; | |
| qcom,eeprom@9 { | |
| cell-index = <0x9>; | |
| qcom,eeprom-name = "arc_ofilm_ov13880"; | |
| compatible = "qcom,eeprom"; | |
| qcom,slave-addr = <0xa0>; | |
| qcom,cci-master = <0x1>; | |
| reg = <0x9>; | |
| qcom,num-blocks = <0x1>; | |
| qcom,page0 = <0x0 0x0 0x2 0x1 0x1 0x1>; | |
| qcom,poll0 = <0x0 0x0 0x2 0x0 0x1 0x0>; | |
| qcom,mem0 = <0x1b67 0x0 0x2 0x0 0x1 0x0>; | |
| cam_vdig-supply = <0x197>; | |
| cam_vana-supply = <0x192>; | |
| cam_vio-supply = <0xea>; | |
| cam_vaf-supply = <0x190>; | |
| qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana", "cam_vaf"; | |
| qcom,cam-vreg-min-voltage = <0x124f80 0x0 0x2ab980 0x2b7cd0>; | |
| qcom,cam-vreg-max-voltage = <0x124f80 0x0 0x2ab980 0x2b7cd0>; | |
| qcom,cam-vreg-op-mode = <0x30d40 0x0 0x13880 0x186a0>; | |
| pinctrl-names = "cam_default", "cam_suspend"; | |
| pinctrl-0 = <0x19e 0x19f>; | |
| pinctrl-1 = <0x1a0 0x1a1>; | |
| gpios = <0xbe 0x1c 0x0 0xbe 0x29 0x0>; | |
| qcom,gpio-reset = <0x1>; | |
| qcom,gpio-req-tbl-num = <0x0 0x1>; | |
| qcom,gpio-req-tbl-flags = <0x1 0x0>; | |
| qcom,gpio-req-tbl-label = "CAMIF_MCLK1", "CAM_RESET1"; | |
| qcom,cam-power-seq-type = "sensor_gpio", "sensor_gpio", "sensor_vreg", "sensor_vreg", "sensor_vreg", "sensor_vreg", "sensor_clk", "sensor_gpio", "sensor_gpio"; | |
| qcom,cam-power-seq-val = "sensor_gpio_reset", "sensor_gpio_standby", "cam_vana", "cam_vdig", "cam_vio", "cam_vaf", "sensor_cam_mclk", "sensor_gpio_reset", "sensor_gpio_standby"; | |
| qcom,cam-power-seq-cfg-val = <0x0 0x0 0x1 0x1 0x1 0x1 0x16e3600 0x1 0x1>; | |
| qcom,cam-power-seq-delay = <0x1 0x1 0x0 0x0 0x0 0x0 0xa 0x1 0x1>; | |
| status = "ok"; | |
| clocks = <0x37 0x42545468 0x37 0x222f8fff>; | |
| clock-names = "cam_src_clk", "cam_clk"; | |
| qcom,clock-rates = <0x16e3600 0x0>; | |
| linux,phandle = <0x1a7>; | |
| phandle = <0x1a7>; | |
| }; | |
| qcom,camera@0 { | |
| cell-index = <0x0>; | |
| compatible = "qcom,camera"; | |
| reg = <0x0>; | |
| qcom,csiphy-sd-index = <0x0>; | |
| qcom,csid-sd-index = <0x0>; | |
| qcom,mount-angle = <0x5a>; | |
| qcom,led-flash-src = <0x1a2>; | |
| qcom,eeprom-src = <0x1a3 0x1a4>; | |
| qcom,actuator-src = <0x1a5>; | |
| cam_vio-supply = <0xea>; | |
| cam_vdig-supply = <0x197>; | |
| cam_vaf-supply = <0x190>; | |
| cam_vana-supply = <0x192>; | |
| qcom,cam-vreg-name = "cam_vio", "cam_vdig", "cam_vaf", "cam_vana"; | |
| qcom,cam-vreg-min-voltage = <0x0 0x10c8e0 0x2b7cd0 0x2ab980>; | |
| qcom,cam-vreg-max-voltage = <0x0 0x124f80 0x2b7cd0 0x2ab980>; | |
| qcom,cam-vreg-op-mode = <0x0 0x19a28 0x186a0 0x13880>; | |
| pinctrl-names = "cam_default", "cam_suspend"; | |
| pinctrl-0 = <0x198 0x199 0x19a>; | |
| pinctrl-1 = <0x19b 0x19c 0x19d>; | |
| gpios = <0xbe 0x1a 0x0 0xbe 0x21 0x0 0xbe 0x3e 0x0>; | |
| qcom,gpio-reset = <0x1>; | |
| qcom,gpio-vana = <0x2>; | |
| qcom,gpio-req-tbl-num = <0x0 0x1 0x2>; | |
| qcom,gpio-req-tbl-flags = <0x1 0x0 0x0>; | |
| qcom,gpio-req-tbl-label = "CAMIF_MCLK0", "CAM_RESET0", "CAM_VANA"; | |
| qcom,sensor-position = <0x0>; | |
| qcom,sensor-mode = <0x0>; | |
| qcom,cci-master = <0x0>; | |
| status = "ok"; | |
| clocks = <0x37 0x266b3853 0x37 0x80902deb>; | |
| clock-names = "cam_src_clk", "cam_clk"; | |
| qcom,clock-rates = <0x16e3600 0x0>; | |
| }; | |
| qcom,camera@1 { | |
| cell-index = <0x1>; | |
| compatible = "qcom,camera"; | |
| reg = <0x1>; | |
| qcom,csiphy-sd-index = <0x1>; | |
| qcom,csid-sd-index = <0x1>; | |
| qcom,mount-angle = <0x5a>; | |
| qcom,led-flash-src = <0x1a2>; | |
| qcom,eeprom-src = <0x1a6 0x1a7>; | |
| qcom,actuator-src = <0x1a8>; | |
| cam_vdig-supply = <0x197>; | |
| cam_vana-supply = <0x192>; | |
| cam_vio-supply = <0xea>; | |
| cam_vaf-supply = <0x190>; | |
| qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana", "cam_vaf"; | |
| qcom,cam-vreg-min-voltage = <0x124f80 0x0 0x2ab980 0x2b7cd0>; | |
| qcom,cam-vreg-max-voltage = <0x124f80 0x0 0x2ab980 0x2b7cd0>; | |
| qcom,cam-vreg-op-mode = <0x30d40 0x0 0x13880 0x186a0>; | |
| pinctrl-names = "cam_default", "cam_suspend"; | |
| pinctrl-0 = <0x19e 0x19f>; | |
| pinctrl-1 = <0x1a0 0x1a1>; | |
| gpios = <0xbe 0x1c 0x0 0xbe 0x29 0x0>; | |
| qcom,gpio-reset = <0x1>; | |
| qcom,gpio-req-tbl-num = <0x0 0x1>; | |
| qcom,gpio-req-tbl-flags = <0x1 0x0>; | |
| qcom,gpio-req-tbl-label = "CAMIF_MCLK1", "CAM_RESET1"; | |
| qcom,sensor-position = <0x0>; | |
| qcom,sensor-mode = <0x0>; | |
| qcom,cci-master = <0x1>; | |
| status = "ok"; | |
| clocks = <0x37 0x42545468 0x37 0x222f8fff>; | |
| clock-names = "cam_src_clk", "cam_clk"; | |
| qcom,clock-rates = <0x16e3600 0x0>; | |
| }; | |
| qcom,camera@2 { | |
| cell-index = <0x2>; | |
| compatible = "qcom,camera"; | |
| reg = <0x2>; | |
| qcom,csiphy-sd-index = <0x2>; | |
| qcom,csid-sd-index = <0x2>; | |
| qcom,mount-angle = <0x10e>; | |
| qcom,eeprom-src = <0x1a9 0x1aa>; | |
| cam_vdig-supply = <0x191>; | |
| cam_vio-supply = <0xea>; | |
| cam_vana-supply = <0x192>; | |
| qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana"; | |
| qcom,cam-vreg-min-voltage = <0x124f80 0x0 0x2ab980>; | |
| qcom,cam-vreg-max-voltage = <0x124f80 0x0 0x2ab980>; | |
| qcom,cam-vreg-op-mode = <0x19a28 0x0 0x13880>; | |
| qcom,gpio-no-mux = <0x0>; | |
| pinctrl-names = "cam_default", "cam_suspend"; | |
| pinctrl-0 = <0x193 0x194>; | |
| pinctrl-1 = <0x195 0x196>; | |
| gpios = <0xbe 0x1b 0x0 0xbe 0x81 0x0>; | |
| qcom,gpio-reset = <0x1>; | |
| qcom,gpio-req-tbl-num = <0x0 0x1>; | |
| qcom,gpio-req-tbl-flags = <0x1 0x0>; | |
| qcom,gpio-req-tbl-label = "CAMIF_MCLK2", "CAM_RESET2"; | |
| qcom,sensor-position = <0x1>; | |
| qcom,sensor-mode = <0x0>; | |
| qcom,cci-master = <0x1>; | |
| status = "ok"; | |
| clocks = <0x37 0xa73cad0c 0x37 0x5002d85f>; | |
| clock-names = "cam_src_clk", "cam_clk"; | |
| qcom,clock-rates = <0x16e3600 0x0>; | |
| }; | |
| }; | |
| qcom,mdss_mdp@1a00000 { | |
| compatible = "qcom,mdss_mdp"; | |
| reg = <0x1a00000 0x90000 0x1ab0000 0x1040>; | |
| reg-names = "mdp_phys", "vbif_phys"; | |
| interrupts = <0x0 0x48 0x0>; | |
| vdd-supply = <0x185>; | |
| qcom,msm-bus,name = "mdss_mdp"; | |
| qcom,msm-bus,num-cases = <0x3>; | |
| qcom,msm-bus,num-paths = <0x1>; | |
| qcom,msm-bus,vectors-KBps = <0x16 0x200 0x0 0x0 0x16 0x200 0x0 0x61a800 0x16 0x200 0x0 0x61a800>; | |
| qcom,mdss-ab-factor = <0x1 0x1>; | |
| qcom,mdss-ib-factor = <0x1 0x1>; | |
| qcom,mdss-clk-factor = <0x69 0x64>; | |
| qcom,max-mixer-width = <0x800>; | |
| qcom,max-pipe-width = <0x800>; | |
| qcom,mdss-vbif-qos-rt-setting = <0x1 0x2 0x2 0x2>; | |
| qcom,mdss-vbif-qos-nrt-setting = <0x1 0x1 0x1 0x1>; | |
| qcom,mdss-has-panic-ctrl; | |
| qcom,mdss-per-pipe-panic-luts = <0xf 0xffff 0xfffc 0xff00>; | |
| qcom,mdss-mdp-reg-offset = <0x1000>; | |
| qcom,max-bandwidth-low-kbps = <0x33e140>; | |
| qcom,max-bandwidth-high-kbps = <0x33e140>; | |
| qcom,max-bandwidth-per-pipe-kbps = <0x231860>; | |
| qcom,max-clk-rate = <0x17d78400>; | |
| qcom,mdss-default-ot-rd-limit = <0x20>; | |
| qcom,mdss-default-ot-wr-limit = <0x10>; | |
| qcom,max-bw-settings = <0x1 0x33e140 0x2 0x2f4d60>; | |
| qcom,mdss-pipe-vig-off = <0x5000>; | |
| qcom,mdss-pipe-rgb-off = <0x15000 0x17000>; | |
| qcom,mdss-pipe-dma-off = <0x25000>; | |
| qcom,mdss-pipe-cursor-off = <0x35000>; | |
| qcom,mdss-pipe-vig-xin-id = <0x0>; | |
| qcom,mdss-pipe-rgb-xin-id = <0x1 0x5>; | |
| qcom,mdss-pipe-dma-xin-id = <0x2>; | |
| qcom,mdss-pipe-cursor-xin-id = <0x7>; | |
| qcom,mdss-pipe-vig-clk-ctrl-offsets = <0x2ac 0x0 0x0>; | |
| qcom,mdss-pipe-rgb-clk-ctrl-offsets = <0x2ac 0x4 0x8 0x2b4 0x4 0x8>; | |
| qcom,mdss-pipe-dma-clk-ctrl-offsets = <0x2ac 0x8 0xc>; | |
| qcom,mdss-pipe-cursor-clk-ctrl-offsets = <0x3a8 0x10 0xf>; | |
| qcom,mdss-ctl-off = <0x2000 0x2200 0x2400>; | |
| qcom,mdss-mixer-intf-off = <0x45000 0x46000>; | |
| qcom,mdss-dspp-off = <0x55000>; | |
| qcom,mdss-wb-off = <0x65000 0x66000>; | |
| qcom,mdss-intf-off = <0x6b000 0x6b800 0x6c000>; | |
| qcom,mdss-pingpong-off = <0x71000 0x71800>; | |
| qcom,mdss-slave-pingpong-off = <0x73000>; | |
| qcom,mdss-cdm-off = <0x7a200>; | |
| qcom,mdss-wfd-mode = "intf"; | |
| qcom,mdss-highest-bank-bit = <0x1>; | |
| qcom,mdss-has-decimation; | |
| qcom,mdss-has-non-scalar-rgb; | |
| qcom,mdss-has-rotator-downscale; | |
| qcom,mdss-rot-downscale-min = <0x2>; | |
| qcom,mdss-rot-downscale-max = <0x10>; | |
| qcom,mdss-idle-power-collapse-enabled; | |
| qcom,mdss-rot-block-size = <0x40>; | |
| qcom,mdss-ppb-off = <0x330>; | |
| qcom,mdss-has-pingpong-split; | |
| clocks = <0x37 0xbfb92ed3 0x37 0x668f51de 0x37 0x6dc1f8f1 0x1ab 0x588460a4 0x37 0x32a09f1f>; | |
| clock-names = "iface_clk", "bus_clk", "core_clk_src", "core_clk", "vsync_clk"; | |
| qcom,mdp-settings = <0x506c 0x0 0x1506c 0x0 0x1706c 0x0 0x2506c 0x0>; | |
| qcom,vbif-settings = <0xd0 0x10>; | |
| qcom,regs-dump-mdp = <0x1000 0x1454 0x2000 0x2064 0x2200 0x2264 0x2400 0x2464 0x5000 0x5150 0x5200 0x5230 0x15000 0x15150 0x17000 0x17150 0x25000 0x25150 0x35000 0x35150 0x45000 0x452bc 0x46000 0x462bc 0x55000 0x5522c 0x65000 0x652c0 0x66000 0x662c0 0x6b800 0x6ba68 0x6c000 0x6c268 0x71000 0x710d4 0x71800 0x718d4>; | |
| qcom,regs-dump-names-mdp = "MDP", "CTL_0", "CTL_1", "CTL_2", "VIG0_SSPP", "VIG0", "RGB0_SSPP", "RGB1_SSPP", "DMA0_SSPP", "CURSOR0_SSPP", "LAYER_0", "LAYER_1", "DSPP_0", "WB_0", "WB_2", "INTF_1", "INTF_2", "PP_0", "PP_1"; | |
| qcom,mdss-prefill-outstanding-buffer-bytes = <0x0>; | |
| qcom,mdss-prefill-y-buffer-bytes = <0x0>; | |
| qcom,mdss-prefill-scaler-buffer-lines-bilinear = <0x2>; | |
| qcom,mdss-prefill-scaler-buffer-lines-caf = <0x4>; | |
| qcom,mdss-prefill-post-scaler-buffer-pixels = <0x800>; | |
| qcom,mdss-prefill-pingpong-buffer-pixels = <0x1000>; | |
| qcom,mdss-pref-prim-intf = "dsi"; | |
| linux,phandle = <0x1b1>; | |
| phandle = <0x1b1>; | |
| qcom,mdss-pp-offsets { | |
| qcom,mdss-sspp-mdss-igc-lut-off = <0x2000>; | |
| qcom,mdss-sspp-vig-pcc-off = <0x1780>; | |
| qcom,mdss-sspp-rgb-pcc-off = <0x380>; | |
| qcom,mdss-sspp-dma-pcc-off = <0x380>; | |
| qcom,mdss-lm-pgc-off = <0x3c0>; | |
| qcom,mdss-dspp-pcc-off = <0x1700>; | |
| qcom,mdss-dspp-pgc-off = <0x17c0>; | |
| }; | |
| qcom,mdss-reg-bus { | |
| qcom,msm-bus,name = "mdss_reg"; | |
| qcom,msm-bus,num-cases = <0x4>; | |
| qcom,msm-bus,num-paths = <0x1>; | |
| qcom,msm-bus,active-only; | |
| qcom,msm-bus,vectors-KBps = <0x1 0x24e 0x0 0x0 0x1 0x24e 0x0 0x12c00 0x1 0x24e 0x0 0x27100 0x1 0x24e 0x0 0x4e200>; | |
| }; | |
| qcom,mdss-hw-rt-bus { | |
| qcom,msm-bus,name = "mdss_hw_rt"; | |
| qcom,msm-bus,num-cases = <0x2>; | |
| qcom,msm-bus,num-paths = <0x1>; | |
| qcom,msm-bus,vectors-KBps = <0x16 0x200 0x0 0x0 0x16 0x200 0x0 0x3e8>; | |
| }; | |
| qcom,smmu_mdp_unsec_cb { | |
| compatible = "qcom,smmu_mdp_unsec"; | |
| }; | |
| qcom,smmu_mdp_sec_cb { | |
| compatible = "qcom,smmu_mdp_sec"; | |
| }; | |
| qcom,mdss_fb_primary { | |
| cell-index = <0x0>; | |
| compatible = "qcom,mdss-fb"; | |
| linux,phandle = <0x1af>; | |
| phandle = <0x1af>; | |
| qcom,cont-splash-memory { | |
| linux,contiguous-region = <0x1ac>; | |
| }; | |
| }; | |
| qcom,mdss_fb_wfd { | |
| cell-index = <0x1>; | |
| compatible = "qcom,mdss-fb"; | |
| linux,phandle = <0x1b9>; | |
| phandle = <0x1b9>; | |
| }; | |
| qcom,mdss_fb_secondary { | |
| cell-index = <0x2>; | |
| compatible = "qcom,mdss-fb"; | |
| linux,phandle = <0x1b0>; | |
| phandle = <0x1b0>; | |
| }; | |
| qcom,mdss_dsi_sim_video { | |
| qcom,mdss-dsi-panel-name = "Simulator video mode dsi panel"; | |
| qcom,mdss-dsi-panel-type = "dsi_video_mode"; | |
| qcom,mdss-dsi-panel-framerate = <0x3c>; | |
| qcom,mdss-dsi-virtual-channel-id = <0x0>; | |
| qcom,mdss-dsi-stream = <0x0>; | |
| qcom,mdss-dsi-panel-width = <0x280>; | |
| qcom,mdss-dsi-panel-height = <0x1e0>; | |
| qcom,mdss-dsi-h-front-porch = <0x8>; | |
| qcom,mdss-dsi-h-back-porch = <0x8>; | |
| qcom,mdss-dsi-h-pulse-width = <0x8>; | |
| qcom,mdss-dsi-h-sync-skew = <0x0>; | |
| qcom,mdss-dsi-v-back-porch = <0x6>; | |
| qcom,mdss-dsi-v-front-porch = <0x6>; | |
| qcom,mdss-dsi-v-pulse-width = <0x2>; | |
| qcom,mdss-dsi-h-left-border = <0x0>; | |
| qcom,mdss-dsi-h-right-border = <0x0>; | |
| qcom,mdss-dsi-v-top-border = <0x0>; | |
| qcom,mdss-dsi-v-bottom-border = <0x0>; | |
| qcom,mdss-dsi-bpp = <0x18>; | |
| qcom,mdss-dsi-underflow-color = <0xff>; | |
| qcom,mdss-dsi-border-color = <0x0>; | |
| qcom,mdss-dsi-on-command = [32 01 00 00 00 00 02 00 00]; | |
| qcom,mdss-dsi-off-command = [22 01 00 00 00 00 02 00 00]; | |
| qcom,mdss-dsi-on-command-state = "dsi_lp_mode"; | |
| qcom,mdss-dsi-off-command-state = "dsi_lp_mode"; | |
| qcom,mdss-dsi-h-sync-pulse = <0x0>; | |
| qcom,mdss-dsi-traffic-mode = "non_burst_sync_event"; | |
| qcom,mdss-dsi-bllp-eof-power-mode; | |
| qcom,mdss-dsi-bllp-power-mode; | |
| qcom,mdss-dsi-lane-0-state; | |
| qcom,mdss-dsi-lane-1-state; | |
| qcom,mdss-dsi-lane-2-state; | |
| qcom,mdss-dsi-lane-3-state; | |
| qcom,mdss-dsi-panel-timings = <0x0 0x0 0x0>; | |
| qcom,mdss-dsi-t-clk-post = <0x4>; | |
| qcom,mdss-dsi-t-clk-pre = <0x1b>; | |
| qcom,mdss-dsi-dma-trigger = "trigger_sw"; | |
| qcom,mdss-dsi-mdp-trigger = "none"; | |
| qcom,mdss-dsi-reset-sequence = <0x1 0x0 0x0 0x0 0x1 0x0>; | |
| qcom,panel-ack-disabled; | |
| }; | |
| qcom,mdss_dsi_dual_sim_video { | |
| qcom,mdss-dsi-panel-name = "Sim dual video mode dsi panel"; | |
| qcom,mdss-dsi-panel-type = "dsi_video_mode"; | |
| qcom,mdss-dsi-panel-framerate = <0x3c>; | |
| qcom,mdss-dsi-virtual-channel-id = <0x0>; | |
| qcom,mdss-dsi-stream = <0x0>; | |
| qcom,mdss-dsi-panel-width = <0x500>; | |
| qcom,mdss-dsi-panel-height = <0x5a0>; | |
| qcom,mdss-dsi-h-front-porch = <0x78>; | |
| qcom,mdss-dsi-h-back-porch = <0x2c>; | |
| qcom,mdss-dsi-h-pulse-width = <0x10>; | |
| qcom,mdss-dsi-h-sync-skew = <0x0>; | |
| qcom,mdss-dsi-v-back-porch = <0x4>; | |
| qcom,mdss-dsi-v-front-porch = <0x8>; | |
| qcom,mdss-dsi-v-pulse-width = <0x4>; | |
| qcom,mdss-dsi-h-left-border = <0x0>; | |
| qcom,mdss-dsi-h-right-border = <0x0>; | |
| qcom,mdss-dsi-v-top-border = <0x0>; | |
| qcom,mdss-dsi-v-bottom-border = <0x0>; | |
| qcom,mdss-dsi-bpp = <0x18>; | |
| qcom,mdss-dsi-underflow-color = <0xff>; | |
| qcom,mdss-dsi-border-color = <0x0>; | |
| qcom,mdss-dsi-h-sync-pulse = <0x0>; | |
| qcom,mdss-dsi-traffic-mode = "non_burst_sync_event"; | |
| qcom,mdss-dsi-bllp-eof-power-mode; | |
| qcom,mdss-dsi-bllp-power-mode; | |
| qcom,mdss-dsi-panel-broadcast-mode; | |
| qcom,mdss-dsi-lane-0-state; | |
| qcom,mdss-dsi-lane-1-state; | |
| qcom,mdss-dsi-lane-2-state; | |
| qcom,mdss-dsi-lane-3-state; | |
| qcom,mdss-dsi-panel-timings = <0xcd322200 0x60642634 0x29030400>; | |
| qcom,mdss-dsi-t-clk-post = <0x3>; | |
| qcom,mdss-dsi-t-clk-pre = <0x27>; | |
| qcom,mdss-dsi-bl-max-level = <0xfff>; | |
| qcom,mdss-dsi-dma-trigger = "trigger_sw"; | |
| qcom,mdss-dsi-mdp-trigger = "none"; | |
| qcom,mdss-dsi-on-command-state = "dsi_lp_mode"; | |
| qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00]; | |
| qcom,mdss-dsi-off-command-state = "dsi_hs_mode"; | |
| qcom,mdss-dsi-reset-sequence = <0x1 0x14 0x0 0xc8 0x1 0x14>; | |
| qcom,panel-ack-disabled; | |
| }; | |
| qcom,mdss_dsi_sim_cmd { | |
| qcom,mdss-dsi-panel-name = "Simulator cmd mode dsi panel"; | |
| qcom,mdss-dsi-panel-type = "dsi_cmd_mode"; | |
| qcom,mdss-dsi-panel-framerate = <0x3c>; | |
| qcom,mdss-dsi-virtual-channel-id = <0x0>; | |
| qcom,mdss-dsi-stream = <0x0>; | |
| qcom,mdss-dsi-panel-width = <0x438>; | |
| qcom,mdss-dsi-panel-height = <0x780>; | |
| qcom,mdss-dsi-h-front-porch = <0x60>; | |
| qcom,mdss-dsi-h-back-porch = <0x40>; | |
| qcom,mdss-dsi-h-pulse-width = <0x10>; | |
| qcom,mdss-dsi-h-sync-skew = <0x0>; | |
| qcom,mdss-dsi-v-back-porch = <0x10>; | |
| qcom,mdss-dsi-v-front-porch = <0x4>; | |
| qcom,mdss-dsi-v-pulse-width = <0x1>; | |
| qcom,mdss-dsi-h-left-border = <0x0>; | |
| qcom,mdss-dsi-h-right-border = <0x0>; | |
| qcom,mdss-dsi-v-top-border = <0x0>; | |
| qcom,mdss-dsi-v-bottom-border = <0x0>; | |
| qcom,mdss-dsi-bpp = <0x18>; | |
| qcom,mdss-dsi-color-order = "rgb_swap_rgb"; | |
| qcom,mdss-dsi-underflow-color = <0xff>; | |
| qcom,mdss-dsi-border-color = <0x0>; | |
| qcom,mdss-dsi-h-sync-pulse = <0x0>; | |
| qcom,mdss-dsi-traffic-mode = "non_burst_sync_event"; | |
| qcom,mdss-dsi-bllp-eof-power-mode; | |
| qcom,mdss-dsi-bllp-power-mode; | |
| qcom,mdss-dsi-lane-0-state; | |
| qcom,mdss-dsi-lane-1-state; | |
| qcom,mdss-dsi-lane-2-state; | |
| qcom,mdss-dsi-lane-3-state; | |
| qcom,mdss-dsi-hor-line-idle = <0x0 0x28 0x100 0x28 0x78 0x80 0x78 0xf0 0x40>; | |
| qcom,mdss-dsi-panel-timings = <0xcd322200 0x60642634 0x29030400>; | |
| qcom,mdss-dsi-reset-sequence = <0x1 0xa 0x0 0xa 0x1 0xa>; | |
| qcom,mdss-dsi-t-clk-post = <0x3>; | |
| qcom,mdss-dsi-t-clk-pre = <0x27>; | |
| qcom,mdss-dsi-bl-max-level = <0xfff>; | |
| qcom,mdss-dsi-dma-trigger = "trigger_sw"; | |
| qcom,mdss-dsi-mdp-trigger = "none"; | |
| qcom,mdss-dsi-te-pin-select = <0x1>; | |
| qcom,mdss-dsi-wr-mem-start = <0x2c>; | |
| qcom,mdss-dsi-wr-mem-continue = <0x3c>; | |
| qcom,mdss-dsi-te-dcs-command = <0x1>; | |
| qcom,mdss-dsi-te-check-enable; | |
| qcom,mdss-dsi-te-using-te-pin; | |
| qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>; | |
| qcom,mdss-dsi-on-command-state = "dsi_lp_mode"; | |
| qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00]; | |
| qcom,mdss-dsi-off-command-state = "dsi_hs_mode"; | |
| qcom,panel-ack-disabled; | |
| }; | |
| qcom,mdss_dsi_dual_sim_cmd { | |
| qcom,mdss-dsi-panel-name = "Sim dual cmd mode dsi panel"; | |
| qcom,mdss-dsi-panel-type = "dsi_cmd_mode"; | |
| qcom,mdss-dsi-panel-framerate = <0x3c>; | |
| qcom,mdss-dsi-virtual-channel-id = <0x0>; | |
| qcom,mdss-dsi-stream = <0x0>; | |
| qcom,mdss-dsi-panel-width = <0x500>; | |
| qcom,mdss-dsi-panel-height = <0x5a0>; | |
| qcom,mdss-dsi-h-front-porch = <0x78>; | |
| qcom,mdss-dsi-h-back-porch = <0x2c>; | |
| qcom,mdss-dsi-h-pulse-width = <0x10>; | |
| qcom,mdss-dsi-h-sync-skew = <0x0>; | |
| qcom,mdss-dsi-v-back-porch = <0x4>; | |
| qcom,mdss-dsi-v-front-porch = <0x8>; | |
| qcom,mdss-dsi-v-pulse-width = <0x4>; | |
| qcom,mdss-dsi-h-left-border = <0x0>; | |
| qcom,mdss-dsi-h-right-border = <0x0>; | |
| qcom,mdss-dsi-v-top-border = <0x0>; | |
| qcom,mdss-dsi-v-bottom-border = <0x0>; | |
| qcom,mdss-dsi-bpp = <0x18>; | |
| qcom,mdss-dsi-color-order = "rgb_swap_rgb"; | |
| qcom,mdss-dsi-underflow-color = <0xff>; | |
| qcom,mdss-dsi-border-color = <0x0>; | |
| qcom,mdss-dsi-h-sync-pulse = <0x0>; | |
| qcom,mdss-dsi-traffic-mode = "non_burst_sync_event"; | |
| qcom,mdss-dsi-bllp-eof-power-mode; | |
| qcom,mdss-dsi-bllp-power-mode; | |
| qcom,cmd-sync-wait-broadcast; | |
| qcom,mdss-dsi-lane-0-state; | |
| qcom,mdss-dsi-lane-1-state; | |
| qcom,mdss-dsi-lane-2-state; | |
| qcom,mdss-dsi-lane-3-state; | |
| qcom,mdss-dsi-hor-line-idle = <0x0 0x28 0x100 0x28 0x78 0x80 0x78 0xf0 0x40>; | |
| qcom,mdss-dsi-panel-timings = <0xcd322200 0x60642634 0x29030400>; | |
| qcom,mdss-dsi-reset-sequence = <0x1 0xa 0x0 0xa 0x1 0xa>; | |
| qcom,mdss-dsi-t-clk-post = <0x3>; | |
| qcom,mdss-dsi-t-clk-pre = <0x27>; | |
| qcom,mdss-dsi-bl-max-level = <0xfff>; | |
| qcom,mdss-dsi-dma-trigger = "trigger_sw"; | |
| qcom,mdss-dsi-mdp-trigger = "none"; | |
| qcom,mdss-dsi-te-pin-select = <0x1>; | |
| qcom,mdss-dsi-wr-mem-start = <0x2c>; | |
| qcom,mdss-dsi-wr-mem-continue = <0x3c>; | |
| qcom,mdss-dsi-te-dcs-command = <0x1>; | |
| qcom,mdss-dsi-te-check-enable; | |
| qcom,mdss-dsi-te-using-te-pin; | |
| qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>; | |
| qcom,mdss-dsi-on-command-state = "dsi_lp_mode"; | |
| qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00]; | |
| qcom,mdss-dsi-off-command-state = "dsi_hs_mode"; | |
| qcom,panel-ack-disabled; | |
| }; | |
| qcom,mdss_dsi_truly_1080p_video { | |
| qcom,mdss-dsi-panel-name = "truly 1080p video mode dsi panel"; | |
| qcom,mdss-dsi-panel-type = "dsi_video_mode"; | |
| qcom,mdss-dsi-panel-framerate = <0x3c>; | |
| qcom,mdss-dsi-virtual-channel-id = <0x0>; | |
| qcom,mdss-dsi-stream = <0x0>; | |
| qcom,mdss-dsi-panel-width = <0x438>; | |
| qcom,mdss-dsi-panel-height = <0x780>; | |
| qcom,mdss-dsi-h-front-porch = <0x60>; | |
| qcom,mdss-dsi-h-back-porch = <0x40>; | |
| qcom,mdss-dsi-h-pulse-width = <0x10>; | |
| qcom,mdss-dsi-h-sync-skew = <0x0>; | |
| qcom,mdss-dsi-v-back-porch = <0x10>; | |
| qcom,mdss-dsi-v-front-porch = <0x4>; | |
| qcom,mdss-dsi-v-pulse-width = <0x1>; | |
| qcom,mdss-dsi-h-left-border = <0x0>; | |
| qcom,mdss-dsi-h-right-border = <0x0>; | |
| qcom,mdss-dsi-v-top-border = <0x0>; | |
| qcom,mdss-dsi-v-bottom-border = <0x0>; | |
| qcom,mdss-dsi-bpp = <0x18>; | |
| qcom,mdss-dsi-underflow-color = <0xff>; | |
| qcom,mdss-dsi-border-color = <0x0>; | |
| qcom,mdss-dsi-h-sync-pulse = <0x0>; | |
| qcom,mdss-dsi-traffic-mode = "burst_mode"; | |
| qcom,mdss-dsi-bllp-eof-power-mode; | |
| qcom,mdss-dsi-bllp-power-mode; | |
| qcom,mdss-dsi-lane-0-state; | |
| qcom,mdss-dsi-lane-1-state; | |
| qcom,mdss-dsi-lane-2-state; | |
| qcom,mdss-dsi-lane-3-state; | |
| qcom,mdss-dsi-panel-timings = <0xe6382600 0x686e2a3c 0x44030400>; | |
| qcom,mdss-dsi-t-clk-post = <0x2>; | |
| qcom,mdss-dsi-t-clk-pre = <0x2d>; | |
| qcom,mdss-dsi-bl-min-level = <0x1>; | |
| qcom,mdss-dsi-bl-max-level = <0xfff>; | |
| qcom,mdss-dsi-dma-trigger = "trigger_sw"; | |
| qcom,mdss-dsi-mdp-trigger = "none"; | |
| qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 51 ff 15 01 00 00 00 00 02 53 2c 15 01 00 00 00 00 02 55 00 05 01 00 00 78 00 02 11 00 23 01 00 00 00 00 02 b0 00 29 01 00 00 00 00 07 b3 14 00 00 00 00 00 29 01 00 00 00 00 03 b6 3a d3 29 01 00 00 00 00 03 c0 00 00 29 01 00 00 00 00 23 c1 84 60 10 eb ff 6f ce ff ff 17 02 58 73 ae b1 20 c6 ff ff 1f f3 ff 5f 10 10 10 10 00 02 01 22 22 00 01 29 01 00 00 00 00 08 c2 31 f7 80 06 08 00 00 29 01 00 00 00 00 17 c4 70 00 00 00 00 04 00 00 00 0c 06 00 00 00 00 00 04 00 00 00 0c 06 29 01 00 00 00 00 29 c6 00 69 00 69 00 69 00 00 00 00 00 69 00 69 00 69 10 19 07 00 01 00 69 00 69 00 69 00 00 00 00 00 69 00 69 00 69 10 19 07 29 01 00 00 00 00 0a cb 31 fc 3f 8c 00 00 00 00 c0 23 01 00 00 00 00 02 cc 0b 29 01 00 00 00 00 0b d0 11 81 bb 1e 1e 4c 19 19 0c 00 29 01 00 00 00 00 1a d3 1b 33 bb bb b3 33 33 33 00 01 00 a0 d8 a0 0d 4e 4e 33 3b 22 72 07 3d bf 33 29 01 00 00 00 00 08 d5 06 00 00 01 51 01 32 29 01 00 00 00 00 1f c7 01 0a 11 18 26 33 3e 50 38 42 52 60 67 6e 77 01 0a 11 18 26 33 3e 50 38 42 52 60 67 6e 77 29 01 00 00 14 00 14 c8 01 00 00 00 00 fc 00 00 00 00 00 fc 00 00 00 00 00 fc 00 05 01 00 00 14 00 02 29 00]; | |
| qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00]; | |
| qcom,mdss-dsi-on-command-state = "dsi_lp_mode"; | |
| qcom,mdss-dsi-off-command-state = "dsi_lp_mode"; | |
| qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled"; | |
| qcom,mdss-dsi-reset-sequence = <0x1 0xa 0x0 0xa 0x1 0xa>; | |
| qcom,mdss-dsi-tx-eot-append; | |
| qcom,mdss-dsi-post-init-delay = <0x1>; | |
| qcom,mdss-dsi-panel-timings-phy-v2 = <0x231e0809 0x50304a0 0x231e0809 0x50304a0 0x231e0809 0x50304a0 0x231e0809 0x50304a0 0x231a0809 0x50304a0>; | |
| }; | |
| qcom,mdss_dsi_truly_1080p_cmd { | |
| qcom,mdss-dsi-panel-name = "truly 1080p cmd mode dsi panel"; | |
| qcom,mdss-dsi-panel-type = "dsi_cmd_mode"; | |
| qcom,mdss-dsi-panel-framerate = <0x3c>; | |
| qcom,mdss-dsi-virtual-channel-id = <0x0>; | |
| qcom,mdss-dsi-stream = <0x0>; | |
| qcom,mdss-dsi-panel-width = <0x438>; | |
| qcom,mdss-dsi-panel-height = <0x780>; | |
| qcom,mdss-dsi-h-front-porch = <0x60>; | |
| qcom,mdss-dsi-h-back-porch = <0x40>; | |
| qcom,mdss-dsi-h-pulse-width = <0x10>; | |
| qcom,mdss-dsi-h-sync-skew = <0x0>; | |
| qcom,mdss-dsi-v-back-porch = <0x10>; | |
| qcom,mdss-dsi-v-front-porch = <0x4>; | |
| qcom,mdss-dsi-v-pulse-width = <0x1>; | |
| qcom,mdss-dsi-h-left-border = <0x0>; | |
| qcom,mdss-dsi-h-right-border = <0x0>; | |
| qcom,mdss-dsi-v-top-border = <0x0>; | |
| qcom,mdss-dsi-v-bottom-border = <0x0>; | |
| qcom,mdss-dsi-bpp = <0x18>; | |
| qcom,mdss-dsi-underflow-color = <0xff>; | |
| qcom,mdss-dsi-border-color = <0x0>; | |
| qcom,mdss-dsi-te-pin-select = <0x1>; | |
| qcom,mdss-dsi-te-dcs-command = <0x1>; | |
| qcom,mdss-dsi-te-check-enable; | |
| qcom,mdss-dsi-te-using-te-pin; | |
| qcom,mdss-dsi-h-sync-pulse = <0x0>; | |
| qcom,mdss-dsi-traffic-mode = "burst_mode"; | |
| qcom,mdss-dsi-bllp-eof-power-mode; | |
| qcom,mdss-dsi-bllp-power-mode; | |
| qcom,mdss-dsi-lane-0-state; | |
| qcom,mdss-dsi-lane-1-state; | |
| qcom,mdss-dsi-lane-2-state; | |
| qcom,mdss-dsi-lane-3-state; | |
| qcom,mdss-dsi-panel-timings = <0xe6382600 0x686e2a3c 0x44030400>; | |
| qcom,mdss-dsi-t-clk-post = <0x2>; | |
| qcom,mdss-dsi-t-clk-pre = <0x2d>; | |
| qcom,mdss-dsi-tx-eot-append; | |
| qcom,mdss-dsi-dma-trigger = "trigger_sw"; | |
| qcom,mdss-dsi-mdp-trigger = "none"; | |
| qcom,mdss-dsi-on-command = [23 01 00 00 00 00 02 d6 01 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 51 ff 15 01 00 00 00 00 02 53 2c 15 01 00 00 00 00 02 55 00 05 01 00 00 78 00 02 11 00 23 01 00 00 00 00 02 b0 04 29 01 00 00 00 00 07 b3 04 00 00 00 00 00 29 01 00 00 00 00 03 b6 3a d3 29 01 00 00 00 00 03 c0 00 00 29 01 00 00 00 00 23 c1 84 60 10 eb ff 6f ce ff ff 17 02 58 73 ae b1 20 c6 ff ff 1f f3 ff 5f 10 10 10 10 00 02 01 22 22 00 01 29 01 00 00 00 00 08 c2 31 f7 80 06 08 00 00 29 01 00 00 00 00 17 c4 70 00 00 00 00 04 00 00 00 0c 06 00 00 00 00 00 04 00 00 00 0c 06 29 01 00 00 00 00 29 c6 78 69 00 69 00 69 00 00 00 00 00 69 00 69 00 69 10 19 07 00 78 00 69 00 69 00 69 00 00 00 00 00 69 00 69 00 69 10 19 07 29 01 00 00 00 00 0a cb 31 fc 3f 8c 00 00 00 00 c0 23 01 00 00 00 00 02 cc 0b 29 01 00 00 00 00 0b d0 11 81 bb 1e 1e 4c 19 19 0c 00 29 01 00 00 00 00 1a d3 1b 33 bb bb b3 33 33 33 00 01 00 a0 d8 a0 0d 4e 4e 33 3b 22 72 07 3d bf 33 29 01 00 00 00 00 08 d5 06 00 00 01 51 01 32 29 01 00 00 00 00 1f c7 01 0a 11 18 26 33 3e 50 38 42 52 60 67 6e 77 01 0a 11 18 26 33 3e 50 38 42 52 60 67 6e 77 29 01 00 00 14 00 14 c8 01 00 00 00 00 fc 00 00 00 00 00 fc 00 00 00 00 00 fc 00 05 01 00 00 14 00 02 29 00]; | |
| qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00]; | |
| qcom,mdss-dsi-on-command-state = "dsi_lp_mode"; | |
| qcom,mdss-dsi-off-command-state = "dsi_lp_mode"; | |
| qcom,mdss-dsi-bl-min-level = <0x1>; | |
| qcom,mdss-dsi-bl-max-level = <0xfff>; | |
| qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled"; | |
| qcom,mdss-dsi-reset-sequence = <0x1 0xa 0x0 0xa 0x1 0xa>; | |
| qcom,mdss-dsi-post-init-delay = <0x1>; | |
| qcom,mdss-dsi-panel-timings-phy-v2 = <0x231e0809 0x50304a0 0x231e0809 0x50304a0 0x231e0809 0x50304a0 0x231e0809 0x50304a0 0x231a0809 0x50304a0>; | |
| }; | |
| qcom,mdss_dsi_adv7533_1080p { | |
| label = "adv7533 1080p video mode dsi panel"; | |
| qcom,mdss-dsi-panel-name = "dsi_adv7533_1080p"; | |
| qcom,mdss-dsi-panel-controller = <0x1ad>; | |
| qcom,mdss-dsi-panel-type = "dsi_video_mode"; | |
| qcom,mdss-dsi-panel-destination = "display_1"; | |
| qcom,mdss-dsi-panel-framerate = <0x3c>; | |
| qcom,mdss-dsi-virtual-channel-id = <0x0>; | |
| qcom,mdss-dsi-stream = <0x0>; | |
| qcom,mdss-dsi-panel-width = <0x780>; | |
| qcom,mdss-dsi-panel-height = <0x438>; | |
| qcom,mdss-dsi-h-front-porch = <0x58>; | |
| qcom,mdss-dsi-h-back-porch = <0x94>; | |
| qcom,mdss-dsi-h-pulse-width = <0x2c>; | |
| qcom,mdss-dsi-h-sync-skew = <0x0>; | |
| qcom,mdss-dsi-v-back-porch = <0x24>; | |
| qcom,mdss-dsi-v-front-porch = <0x4>; | |
| qcom,mdss-dsi-v-pulse-width = <0x5>; | |
| qcom,mdss-dsi-h-left-border = <0x0>; | |
| qcom,mdss-dsi-h-right-border = <0x0>; | |
| qcom,mdss-dsi-v-top-border = <0x0>; | |
| qcom,mdss-dsi-v-bottom-border = <0x0>; | |
| qcom,mdss-dsi-bpp = <0x18>; | |
| qcom,mdss-dsi-underflow-color = <0xff>; | |
| qcom,mdss-dsi-border-color = <0x0>; | |
| qcom,mdss-dsi-on-command = [05 01 00 00 c8 00 02 11 00 05 01 00 00 0a 00 02 29 00]; | |
| qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 00 00 02 10 00]; | |
| qcom,mdss-dsi-on-command-state = "dsi_lp_mode"; | |
| qcom,mdss-dsi-off-command-state = "dsi_hs_mode"; | |
| qcom,mdss-dsi-h-sync-pulse = <0x1>; | |
| qcom,mdss-dsi-traffic-mode = "non_burst_sync_pulse"; | |
| qcom,mdss-dsi-bllp-eof-power-mode; | |
| qcom,mdss-dsi-bllp-power-mode; | |
| qcom,mdss-dsi-lane-0-state; | |
| qcom,mdss-dsi-lane-1-state; | |
| qcom,mdss-dsi-lane-2-state; | |
| qcom,mdss-dsi-lane-3-state; | |
| qcom,mdss-dsi-panel-timings = <0xe6382600 0x686c2a3a 0x2c030400>; | |
| qcom,mdss-dsi-t-clk-post = <0x2>; | |
| qcom,mdss-dsi-t-clk-pre = <0x2b>; | |
| qcom,mdss-dsi-bl-min-level = <0x1>; | |
| qcom,mdss-dsi-bl-max-level = <0xfff>; | |
| qcom,mdss-dsi-dma-trigger = "trigger_sw"; | |
| qcom,mdss-dsi-mdp-trigger = "none"; | |
| qcom,mdss-dsi-reset-sequence = <0x1 0x14 0x0 0x1 0x1 0x14>; | |
| qcom,mdss-pan-physical-width-dimension = <0xa0>; | |
| qcom,mdss-pan-physical-height-dimension = <0x5a>; | |
| qcom,mdss-dsi-force-clock-lane-hs; | |
| qcom,mdss-dsi-always-on; | |
| qcom,mdss-dsi-panel-timings-phy-v2 = <0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241b0809 0x50304a0>; | |
| qcom,dba-panel; | |
| qcom,bridge-name = "adv7533"; | |
| }; | |
| qcom,mdss_dsi_adv7533_720p { | |
| label = "adv7533 720p video mode dsi panel"; | |
| qcom,mdss-dsi-panel-name = "dsi_adv7533_720p"; | |
| qcom,mdss-dsi-panel-controller = <0x1ad>; | |
| qcom,mdss-dsi-panel-type = "dsi_video_mode"; | |
| qcom,mdss-dsi-panel-destination = "display_1"; | |
| qcom,mdss-dsi-panel-framerate = <0x3c>; | |
| qcom,mdss-dsi-virtual-channel-id = <0x0>; | |
| qcom,mdss-dsi-stream = <0x0>; | |
| qcom,mdss-dsi-panel-width = <0x500>; | |
| qcom,mdss-dsi-panel-height = <0x2d0>; | |
| qcom,mdss-dsi-h-front-porch = <0x6e>; | |
| qcom,mdss-dsi-h-back-porch = <0xdc>; | |
| qcom,mdss-dsi-h-pulse-width = <0x28>; | |
| qcom,mdss-dsi-h-sync-skew = <0x0>; | |
| qcom,mdss-dsi-v-back-porch = <0x14>; | |
| qcom,mdss-dsi-v-front-porch = <0x5>; | |
| qcom,mdss-dsi-v-pulse-width = <0x5>; | |
| qcom,mdss-dsi-h-left-border = <0x0>; | |
| qcom,mdss-dsi-h-right-border = <0x0>; | |
| qcom,mdss-dsi-v-top-border = <0x0>; | |
| qcom,mdss-dsi-v-bottom-border = <0x0>; | |
| qcom,mdss-dsi-bpp = <0x18>; | |
| qcom,mdss-dsi-underflow-color = <0xff>; | |
| qcom,mdss-dsi-border-color = <0x0>; | |
| qcom,mdss-dsi-on-command = [05 01 00 00 c8 00 02 11 00 05 01 00 00 0a 00 02 29 00]; | |
| qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 00 00 02 10 00]; | |
| qcom,mdss-dsi-on-command-state = "dsi_lp_mode"; | |
| qcom,mdss-dsi-off-command-state = "dsi_hs_mode"; | |
| qcom,mdss-dsi-h-sync-pulse = <0x1>; | |
| qcom,mdss-dsi-traffic-mode = "non_burst_sync_pulse"; | |
| qcom,mdss-dsi-bllp-eof-power-mode; | |
| qcom,mdss-dsi-bllp-power-mode; | |
| qcom,mdss-dsi-lane-0-state; | |
| qcom,mdss-dsi-lane-1-state; | |
| qcom,mdss-dsi-lane-2-state; | |
| qcom,mdss-dsi-panel-timings = <0xa4241800 0x4e521c28 0x1c030400>; | |
| qcom,mdss-dsi-t-clk-post = <0x3>; | |
| qcom,mdss-dsi-t-clk-pre = <0x20>; | |
| qcom,mdss-dsi-bl-min-level = <0x1>; | |
| qcom,mdss-dsi-bl-max-level = <0xfff>; | |
| qcom,mdss-dsi-dma-trigger = "trigger_sw"; | |
| qcom,mdss-dsi-mdp-trigger = "none"; | |
| qcom,mdss-dsi-reset-sequence = <0x1 0x14 0x0 0x1 0x1 0x14>; | |
| qcom,mdss-pan-physical-width-dimension = <0xa0>; | |
| qcom,mdss-pan-physical-height-dimension = <0x5a>; | |
| qcom,mdss-dsi-force-clock-lane-hs; | |
| qcom,mdss-dsi-always-on; | |
| qcom,mdss-dsi-panel-timings-phy-v2 = <0x1e1b0406 0x20304a0 0x1e1b0406 0x20304a0 0x1e1b0406 0x20304a0 0x1e1b0406 0x20304a0 0x1e0e0405 0x20304a0>; | |
| qcom,dba-panel; | |
| qcom,bridge-name = "adv7533"; | |
| }; | |
| qcom,mdss_dsi_r69006_1080p_video { | |
| qcom,mdss-dsi-panel-name = "r69006 1080p video mode dsi panel"; | |
| qcom,mdss-dsi-panel-type = "dsi_video_mode"; | |
| qcom,mdss-dsi-panel-framerate = <0x3c>; | |
| qcom,mdss-dsi-virtual-channel-id = <0x0>; | |
| qcom,mdss-dsi-stream = <0x0>; | |
| qcom,mdss-dsi-panel-width = <0x438>; | |
| qcom,mdss-dsi-panel-height = <0x780>; | |
| qcom,mdss-dsi-h-front-porch = <0x64>; | |
| qcom,mdss-dsi-h-back-porch = <0x52>; | |
| qcom,mdss-dsi-h-pulse-width = <0x14>; | |
| qcom,mdss-dsi-h-sync-skew = <0x0>; | |
| qcom,mdss-dsi-v-back-porch = <0x9>; | |
| qcom,mdss-dsi-v-front-porch = <0x3>; | |
| qcom,mdss-dsi-v-pulse-width = <0xf>; | |
| qcom,mdss-dsi-h-left-border = <0x0>; | |
| qcom,mdss-dsi-h-right-border = <0x0>; | |
| qcom,mdss-dsi-v-top-border = <0x0>; | |
| qcom,mdss-dsi-v-bottom-border = <0x0>; | |
| qcom,mdss-dsi-bpp = <0x18>; | |
| qcom,mdss-dsi-underflow-color = <0xff>; | |
| qcom,mdss-dsi-border-color = <0x0>; | |
| qcom,mdss-dsi-on-command = [23 01 00 00 00 00 02 b0 00 29 01 00 00 00 00 06 b3 05 10 00 00 00 29 01 00 00 00 00 03 b4 0c 00 29 01 00 00 00 00 04 b6 3b c3 00 23 01 00 00 00 00 02 c0 00 15 01 00 00 00 00 02 36 98 23 01 00 00 00 00 02 cc 04 29 01 00 00 00 00 20 c1 84 00 10 ef 8b f1 ff ff df 9c c5 9a 73 8d ad 63 fe ff ff cb f8 01 00 aa 40 00 c2 01 08 00 01 29 01 00 00 00 00 0a cb 0d fe 1f 2c 00 00 00 00 00 29 01 00 00 00 00 0b c2 01 f7 80 04 63 00 60 00 01 30 29 01 00 00 00 00 07 c3 55 01 00 01 00 00 29 01 00 00 00 00 12 c4 70 00 00 00 00 00 00 00 00 02 01 00 05 01 00 00 00 29 01 00 00 00 00 0f c6 59 07 4a 07 4a 01 0e 01 02 01 02 09 15 07 29 01 00 00 00 00 1f c7 00 30 32 34 42 4e 56 62 44 4a 54 62 6b 73 7f 08 30 32 34 42 4e 56 62 44 4a 54 62 6b 73 7f 29 01 00 00 00 00 14 c8 00 00 00 00 00 fc 00 00 00 00 00 fc 00 00 00 00 00 fc 00 29 01 00 00 00 00 09 c9 1f 68 1f 68 4c 4c c4 11 29 01 00 00 00 00 11 d0 33 01 91 0b d9 19 19 00 00 00 19 99 00 00 00 00 29 01 00 00 00 00 1d d3 1b 3b bb ad a5 33 33 33 00 80 ad a8 6f 6f 33 33 33 f7 f2 1f 7d 7c ff 0f 99 00 ff ff 29 01 00 00 00 00 04 d4 57 33 03 29 01 00 00 00 00 0c d5 66 00 00 01 27 01 27 00 6d 00 6d 23 01 00 00 00 00 02 d6 81 05 01 00 00 78 00 02 11 00 05 01 00 00 78 00 02 29 00]; | |
| qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 96 00 02 10 00]; | |
| qcom,mdss-dsi-on-command-state = "dsi_lp_mode"; | |
| qcom,mdss-dsi-off-command-state = "dsi_hs_mode"; | |
| qcom,mdss-dsi-h-sync-pulse = <0x1>; | |
| qcom,mdss-dsi-traffic-mode = "burst_mode"; | |
| qcom,mdss-dsi-bllp-eof-power-mode; | |
| qcom,mdss-dsi-bllp-power-mode; | |
| qcom,mdss-dsi-lane-0-state; | |
| qcom,mdss-dsi-lane-1-state; | |
| qcom,mdss-dsi-lane-2-state; | |
| qcom,mdss-dsi-lane-3-state; | |
| qcom,mdss-dsi-panel-timings = <0x7d251d00 0x37332227 0x1e030400>; | |
| qcom,mdss-dsi-t-clk-post = <0x20>; | |
| qcom,mdss-dsi-t-clk-pre = <0x2c>; | |
| qcom,mdss-dsi-bl-min-level = <0x1>; | |
| qcom,mdss-dsi-bl-max-level = <0xfff>; | |
| qcom,mdss-dsi-dma-trigger = "trigger_sw"; | |
| qcom,mdss-dsi-mdp-trigger = "none"; | |
| qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled"; | |
| qcom,mdss-dsi-reset-sequence = <0x1 0x14 0x0 0x2 0x1 0x14>; | |
| qcom,mdss-dsi-panel-status-command = <0x6010001 0x500010a>; | |
| qcom,mdss-dsi-panel-status-command-mode = "dsi_lp_mode"; | |
| qcom,mdss-dsi-panel-status-check-mode = "reg_read"; | |
| qcom,mdss-dsi-panel-status-read-length = <0x1>; | |
| qcom,mdss-dsi-panel-status-value = <0x1c>; | |
| qcom,mdss-dsi-panel-max-error-count = <0x3>; | |
| qcom,mdss-dsi-panel-timings-phy-v2 = <0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241b0809 0x50304a0>; | |
| qcom,panel-supply-entries = <0x1ae>; | |
| }; | |
| qcom,mdss_dsi_r69006_1080p_cmd { | |
| qcom,mdss-dsi-panel-name = "r69006 1080p cmd mode dsi panel"; | |
| qcom,mdss-dsi-panel-type = "dsi_cmd_mode"; | |
| qcom,mdss-dsi-panel-framerate = <0x3c>; | |
| qcom,mdss-dsi-virtual-channel-id = <0x0>; | |
| qcom,mdss-dsi-stream = <0x0>; | |
| qcom,mdss-dsi-panel-width = <0x438>; | |
| qcom,mdss-dsi-panel-height = <0x780>; | |
| qcom,mdss-dsi-h-front-porch = <0x64>; | |
| qcom,mdss-dsi-h-back-porch = <0x52>; | |
| qcom,mdss-dsi-h-pulse-width = <0x14>; | |
| qcom,mdss-dsi-h-sync-skew = <0x0>; | |
| qcom,mdss-dsi-v-back-porch = <0x9>; | |
| qcom,mdss-dsi-v-front-porch = <0x3>; | |
| qcom,mdss-dsi-v-pulse-width = <0xf>; | |
| qcom,mdss-dsi-h-left-border = <0x0>; | |
| qcom,mdss-dsi-h-right-border = <0x0>; | |
| qcom,mdss-dsi-v-top-border = <0x0>; | |
| qcom,mdss-dsi-v-bottom-border = <0x0>; | |
| qcom,mdss-dsi-bpp = <0x18>; | |
| qcom,mdss-dsi-underflow-color = <0xff>; | |
| qcom,mdss-dsi-border-color = <0x0>; | |
| qcom,mdss-dsi-on-command = [23 01 00 00 00 00 02 b0 00 29 01 00 00 00 00 06 b3 04 10 00 00 00 29 01 00 00 00 00 03 b4 0c 00 29 01 00 00 00 00 04 b6 3b d3 00 23 01 00 00 00 00 02 c0 00 15 01 00 00 00 00 02 36 98 23 01 00 00 00 00 02 cc 04 29 01 00 00 00 00 20 c1 84 00 10 ef 8b f1 ff ff df 9c c5 9a 73 8d ad 63 fe ff ff cb f8 01 00 aa 40 02 c2 01 08 00 01 29 01 00 00 00 00 0a cb 0d fe 1f 2c 00 00 00 00 00 29 01 00 00 00 00 0b c2 01 f7 80 04 63 00 60 00 01 30 29 01 00 00 00 00 07 c3 55 01 00 01 00 00 29 01 00 00 00 00 12 c4 70 00 00 00 00 00 00 00 00 02 01 00 05 01 00 00 00 29 01 00 00 00 00 0f c6 57 07 4a 07 4a 01 0e 01 02 01 02 09 15 07 29 01 00 00 00 00 1f c7 00 06 0c 16 27 35 3f 4d 33 3c 49 5b 64 66 67 00 06 0c 16 27 35 3f 4d 33 3c 49 5b 64 66 67 29 01 00 00 00 00 14 c8 00 00 fe 01 08 e7 00 00 fd 02 03 a8 00 00 fc e7 e9 c9 00 29 01 00 00 00 00 09 c9 1f 68 1f 68 4c 4c c4 11 29 01 00 00 00 00 11 d0 11 01 91 0b d9 19 19 00 00 00 19 99 00 00 00 00 29 01 00 00 00 00 1d d3 1b 3b bb ad a5 33 33 33 00 80 ad a8 37 33 33 33 33 f7 f2 1f 7d 7c ff 0f 99 00 ff ff 29 01 00 00 00 00 04 d4 57 33 03 29 01 00 00 00 00 0c d5 66 00 00 01 32 01 32 00 0b 00 0b 29 01 00 00 00 00 02 be 04 29 01 00 00 00 00 11 cf 40 10 00 00 00 00 32 00 00 00 00 00 00 00 00 00 29 01 00 00 00 00 06 de 00 00 3f ff 10 29 01 00 00 00 00 02 e9 00 29 01 00 00 00 00 02 f2 00 23 01 00 00 00 00 02 d6 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 51 ff 39 01 00 00 00 00 02 53 2c 39 01 00 00 00 00 02 55 00 05 01 00 00 78 00 02 11 00 05 01 00 00 14 00 02 29 00]; | |
| qcom,mdss-dsi-off-command = [05 01 00 00 0a 00 02 28 00 29 01 00 00 00 00 1d d3 13 3b bb a5 a5 33 33 33 00 80 a4 a8 37 33 33 33 33 f7 f2 1f 7d 7c ff 0f 99 00 ff ff 05 01 00 00 5a 00 02 10 00]; | |
| qcom,mdss-dsi-on-command-state = "dsi_lp_mode"; | |
| qcom,mdss-dsi-off-command-state = "dsi_hs_mode"; | |
| qcom,mdss-dsi-traffic-mode = "burst_mode"; | |
| qcom,mdss-dsi-bllp-eof-power-mode; | |
| qcom,mdss-dsi-bllp-power-mode; | |
| qcom,mdss-dsi-lane-0-state; | |
| qcom,mdss-dsi-lane-1-state; | |
| qcom,mdss-dsi-lane-2-state; | |
| qcom,mdss-dsi-lane-3-state; | |
| qcom,mdss-dsi-te-pin-select = <0x1>; | |
| qcom,mdss-dsi-wr-mem-start = <0x2c>; | |
| qcom,mdss-dsi-wr-mem-continue = <0x3c>; | |
| qcom,mdss-dsi-te-dcs-command = <0x1>; | |
| qcom,mdss-dsi-te-check-enable; | |
| qcom,mdss-dsi-te-using-te-pin; | |
| qcom,mdss-dsi-panel-timings = <0x6e3f3600 0x5a4f3841 0x54030400>; | |
| qcom,mdss-dsi-t-clk-post = <0x1e>; | |
| qcom,mdss-dsi-t-clk-pre = <0x30>; | |
| qcom,mdss-dsi-bl-min-level = <0x1>; | |
| qcom,mdss-dsi-bl-max-level = <0xfff>; | |
| qcom,mdss-dsi-dma-trigger = "trigger_sw"; | |
| qcom,mdss-dsi-mdp-trigger = "none"; | |
| qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled"; | |
| qcom,mdss-dsi-reset-sequence = <0x1 0xa 0x0 0xa 0x1 0xa>; | |
| qcom,mdss-dsi-panel-status-command = <0x6010001 0x500010a>; | |
| qcom,mdss-dsi-panel-status-command-mode = "dsi_lp_mode"; | |
| qcom,mdss-dsi-panel-status-check-mode = "reg_read"; | |
| qcom,mdss-dsi-panel-status-read-length = <0x1>; | |
| qcom,mdss-dsi-panel-status-value = <0x1c>; | |
| qcom,mdss-dsi-panel-max-error-count = <0x3>; | |
| qcom,mdss-dsi-rx-eot-ignore; | |
| qcom,mdss-dsi-tx-eot-append; | |
| qcom,mdss-dsi-panel-timings-phy-v2 = <0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241b0809 0x50304a0>; | |
| qcom,esd-check-enabled; | |
| qcom,panel-supply-entries = <0x1ae>; | |
| }; | |
| qcom,mdss_dsi_truly_wuxga_video { | |
| qcom,mdss-dsi-panel-name = "truly wuxga video mode dsi panel"; | |
| qcom,mdss-dsi-panel-type = "dsi_video_mode"; | |
| qcom,mdss-dsi-panel-framerate = <0x3c>; | |
| qcom,mdss-dsi-virtual-channel-id = <0x0>; | |
| qcom,mdss-dsi-stream = <0x0>; | |
| qcom,mdss-dsi-panel-width = <0x780>; | |
| qcom,mdss-dsi-panel-height = <0x4b0>; | |
| qcom,mdss-dsi-h-front-porch = <0x60>; | |
| qcom,mdss-dsi-h-back-porch = <0x40>; | |
| qcom,mdss-dsi-h-pulse-width = <0x10>; | |
| qcom,mdss-dsi-h-sync-skew = <0x0>; | |
| qcom,mdss-dsi-v-back-porch = <0x10>; | |
| qcom,mdss-dsi-v-front-porch = <0x4>; | |
| qcom,mdss-dsi-v-pulse-width = <0x1>; | |
| qcom,mdss-dsi-h-left-border = <0x0>; | |
| qcom,mdss-dsi-h-right-border = <0x0>; | |
| qcom,mdss-dsi-v-top-border = <0x0>; | |
| qcom,mdss-dsi-v-bottom-border = <0x0>; | |
| qcom,mdss-dsi-bpp = <0x18>; | |
| qcom,mdss-dsi-underflow-color = <0xff>; | |
| qcom,mdss-dsi-border-color = <0x0>; | |
| qcom,mdss-dsi-h-sync-pulse = <0x0>; | |
| qcom,mdss-dsi-traffic-mode = "burst_mode"; | |
| qcom,mdss-dsi-bllp-eof-power-mode; | |
| qcom,mdss-dsi-bllp-power-mode; | |
| qcom,mdss-dsi-lane-0-state; | |
| qcom,mdss-dsi-lane-1-state; | |
| qcom,mdss-dsi-lane-2-state; | |
| qcom,mdss-dsi-lane-3-state; | |
| qcom,mdss-dsi-panel-timings = <0xf33a2600 0x6c6e2c3e 0x2f030400>; | |
| qcom,mdss-dsi-t-clk-post = <0x2>; | |
| qcom,mdss-dsi-t-clk-pre = <0x2d>; | |
| qcom,mdss-dsi-bl-min-level = <0x1>; | |
| qcom,mdss-dsi-bl-max-level = <0xfff>; | |
| qcom,mdss-dsi-dma-trigger = "trigger_sw"; | |
| qcom,mdss-dsi-mdp-trigger = "none"; | |
| qcom,mdss-dsi-on-command = [32 01 00 00 00 00 02 00 00]; | |
| qcom,mdss-dsi-off-command = [22 01 00 00 00 00 02 00 00]; | |
| qcom,mdss-dsi-on-command-state = "dsi_hs_mode"; | |
| qcom,mdss-dsi-off-command-state = "dsi_lp_mode"; | |
| qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled"; | |
| qcom,mdss-dsi-reset-sequence = <0x1 0xc8 0x0 0xc8 0x1 0xc8>; | |
| qcom,mdss-dsi-panel-timings-phy-v2 = <0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241c0809 0x50304a0>; | |
| }; | |
| qcom,mdss_dsi_lt8912_480p_video { | |
| qcom,mdss-dsi-panel-name = "lt8912 480p video mode dsi panel"; | |
| qcom,mdss-dsi-panel-type = "dsi_video_mode"; | |
| qcom,mdss-dsi-panel-destination = "display_1"; | |
| qcom,mdss-dsi-color-order = "rgb_swap_rgb"; | |
| qcom,mdss-dsi-lane-map = "lane_map_0123"; | |
| qcom,mdss-dsi-panel-framerate = <0x3c>; | |
| qcom,mdss-dsi-virtual-channel-id = <0x0>; | |
| qcom,mdss-dsi-stream = <0x0>; | |
| qcom,mdss-dsi-panel-width = <0x280>; | |
| qcom,mdss-dsi-panel-height = <0x1e0>; | |
| qcom,mdss-dsi-h-front-porch = <0x10>; | |
| qcom,mdss-dsi-h-back-porch = <0x30>; | |
| qcom,mdss-dsi-h-pulse-width = <0x60>; | |
| qcom,mdss-dsi-h-sync-skew = <0x0>; | |
| qcom,mdss-dsi-v-back-porch = <0x20>; | |
| qcom,mdss-dsi-v-front-porch = <0xf>; | |
| qcom,mdss-dsi-v-pulse-width = <0x2>; | |
| qcom,mdss-dsi-h-left-border = <0x0>; | |
| qcom,mdss-dsi-h-right-border = <0x0>; | |
| qcom,mdss-dsi-v-top-border = <0x0>; | |
| qcom,mdss-dsi-v-bottom-border = <0x0>; | |
| qcom,mdss-dsi-bpp = <0x18>; | |
| qcom,mdss-dsi-underflow-color = <0xff>; | |
| qcom,mdss-dsi-border-color = <0x0>; | |
| qcom,mdss-dsi-on-command = [05 01 00 00 a0 00 02 11 00 05 01 00 00 a0 00 02 29 00]; | |
| qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00]; | |
| qcom,mdss-dsi-on-command-state = "dsi_lp_mode"; | |
| qcom,mdss-dsi-off-command-state = "dsi_lp_mode"; | |
| qcom,mdss-dsi-h-sync-pulse = <0x0>; | |
| qcom,mdss-dsi-traffic-mode = "non_burst_sync_event"; | |
| qcom,mdss-dsi-bllp-eof-power-mode; | |
| qcom,mdss-dsi-bllp-power-mode; | |
| qcom,mdss-dsi-lane-0-state; | |
| qcom,mdss-dsi-lane-1-state; | |
| qcom,mdss-dsi-panel-timings-phy-v2 = <0x1d1a0305 0x10304a0 0x1d1a0305 0x10304a0 0x1d0a0304 0x10304a0>; | |
| qcom,mdss-dsi-panel-timings = <0x65120c00 0x34381016 0xf030400>; | |
| qcom,mdss-dsi-t-clk-post = <0x2>; | |
| qcom,mdss-dsi-t-clk-pre = <0x2b>; | |
| qcom,mdss-dsi-dma-trigger = "trigger_sw"; | |
| qcom,mdss-dsi-mdp-trigger = "none"; | |
| qcom,mdss-dsi-reset-sequence = <0x1 0x14 0x0 0x2 0x1 0x14>; | |
| qcom,mdss-dsi-post-init-delay = <0x1>; | |
| qcom,mdss-dsi-force-clock-lane-hs; | |
| }; | |
| qcom,mdss_dsi_lt8912_1080p_video { | |
| qcom,mdss-dsi-panel-name = "lt8912 1080p video mode dsi panel"; | |
| qcom,mdss-dsi-panel-type = "dsi_video_mode"; | |
| qcom,mdss-dsi-panel-destination = "display_1"; | |
| qcom,mdss-dsi-color-order = "rgb_swap_rgb"; | |
| qcom,mdss-dsi-lane-map = "lane_map_0123"; | |
| qcom,mdss-dsi-panel-framerate = <0x3c>; | |
| qcom,mdss-dsi-virtual-channel-id = <0x0>; | |
| qcom,mdss-dsi-stream = <0x0>; | |
| qcom,mdss-dsi-panel-width = <0x780>; | |
| qcom,mdss-dsi-panel-height = <0x438>; | |
| qcom,mdss-dsi-h-front-porch = <0x58>; | |
| qcom,mdss-dsi-h-back-porch = <0x94>; | |
| qcom,mdss-dsi-h-pulse-width = <0x2c>; | |
| qcom,mdss-dsi-h-sync-skew = <0x0>; | |
| qcom,mdss-dsi-v-back-porch = <0x24>; | |
| qcom,mdss-dsi-v-front-porch = <0x4>; | |
| qcom,mdss-dsi-v-pulse-width = <0x5>; | |
| qcom,mdss-dsi-h-left-border = <0x0>; | |
| qcom,mdss-dsi-h-right-border = <0x0>; | |
| qcom,mdss-dsi-v-top-border = <0x0>; | |
| qcom,mdss-dsi-v-bottom-border = <0x0>; | |
| qcom,mdss-dsi-bpp = <0x18>; | |
| qcom,mdss-dsi-underflow-color = <0xff>; | |
| qcom,mdss-dsi-border-color = <0x0>; | |
| qcom,mdss-dsi-on-command = [05 01 00 00 a0 00 02 11 00 05 01 00 00 a0 00 02 29 00]; | |
| qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00]; | |
| qcom,mdss-dsi-on-command-state = "dsi_lp_mode"; | |
| qcom,mdss-dsi-off-command-state = "dsi_lp_mode"; | |
| qcom,mdss-dsi-h-sync-pulse = <0x0>; | |
| qcom,mdss-dsi-traffic-mode = "non_burst_sync_event"; | |
| qcom,mdss-dsi-bllp-eof-power-mode; | |
| qcom,mdss-dsi-bllp-power-mode; | |
| qcom,mdss-dsi-lane-0-state; | |
| qcom,mdss-dsi-lane-1-state; | |
| qcom,mdss-dsi-panel-timings-phy-v2 = <0x231e0809 0x50304a0 0x231e0809 0x50304a0 0x231e0809 0x50304a0 0x231e0809 0x50304a0 0x231a0809 0x50304a0>; | |
| qcom,mdss-dsi-panel-timings = <0xe6382600 0x686c2a3a 0x2c030400>; | |
| qcom,mdss-dsi-t-clk-post = <0x2>; | |
| qcom,mdss-dsi-t-clk-pre = <0x2b>; | |
| qcom,mdss-dsi-dma-trigger = "trigger_sw"; | |
| qcom,mdss-dsi-mdp-trigger = "none"; | |
| qcom,mdss-dsi-reset-sequence = <0x1 0x14 0x0 0x2 0x1 0x14>; | |
| qcom,mdss-dsi-post-init-delay = <0x1>; | |
| qcom,mdss-dsi-force-clock-lane-hs; | |
| }; | |
| qcom,mdss_dsi_otm1911_fhd_video { | |
| qcom,mdss-dsi-panel-name = "otm1911 fhd video mode dsi panel"; | |
| qcom,mdss-dsi-panel-type = "dsi_video_mode"; | |
| qcom,mdss-dsi-panel-framerate = <0x3c>; | |
| qcom,mdss-dsi-virtual-channel-id = <0x0>; | |
| qcom,mdss-dsi-stream = <0x0>; | |
| qcom,mdss-dsi-panel-width = <0x438>; | |
| qcom,mdss-dsi-panel-height = <0x780>; | |
| qcom,mdss-dsi-h-front-porch = <0x18>; | |
| qcom,mdss-dsi-h-back-porch = <0x18>; | |
| qcom,mdss-dsi-h-pulse-width = <0x14>; | |
| qcom,mdss-dsi-h-sync-skew = <0x0>; | |
| qcom,mdss-dsi-v-back-porch = <0x6>; | |
| qcom,mdss-dsi-v-front-porch = <0xe>; | |
| qcom,mdss-dsi-v-pulse-width = <0x2>; | |
| qcom,mdss-dsi-h-left-border = <0x0>; | |
| qcom,mdss-dsi-h-right-border = <0x0>; | |
| qcom,mdss-dsi-v-top-border = <0x0>; | |
| qcom,mdss-dsi-v-bottom-border = <0x0>; | |
| qcom,mdss-dsi-bpp = <0x18>; | |
| qcom,mdss-dsi-underflow-color = <0xff>; | |
| qcom,mdss-dsi-border-color = <0x0>; | |
| qcom,mdss-dsi-on-command = <0x39010000 0x200 0x390100 0x4 0xff191101 0x39010000 0x200 0x80390100 0x3 0xff191139 0x1000000 0x200c0 0x39010000 0xdcb 0xfef4f4f4 0x0 0xf4070000 0x39010000 0x200 0x80390100 0x2 0xc5443901 0x0 0x2008039 0x1000000 0x2c401 0x39010000 0x200 0x390100 0x26 0xe19cb5f3 0x2d405377 0xb8e255c9 0xf41a39a5 0x5b7de909 0x9a284a69 0x8caab5b9 0xe724ea4a 0x6aa3daff 0xfd033901 0x0 0x2000039 0x1000000 0x26e29c 0xb5f32d40 0x5377b8e2 0x55c9f41a 0x39a55b7d 0xe9099a28 0x4a698caa 0xb5b9e724 0xea4a6aa3 0xdafffd03 0x39010000 0x200 0x390100 0x26 0xe30036a1 0xf7002658 0x9fd555bf 0xee1636a5 0x597ce809 0x9a2a4b6a 0x8eaab7bd 0xea25ea4d 0x6da4daff 0xfd033901 0x0 0x2000039 0x1000000 0x26e400 0x36a1f700 0x26589fd5 0x55bfee16 0x36a5597c 0xe8099a2a 0x4b6a8eaa 0xb7bdea25 0xea4d6da4 0xdafffd03 0x39010000 0x200 0x390100 0x26 0xe51263d4 0x24404f7c 0xbbec55d2 0xfd213fa5 0x6282ee0e 0x9a2c4e6c 0x8faab8bf 0xef2aea51 0x70a7dbff 0xfd033901 0x0 0x2000039 0x1000000 0x26e612 0x63d42440 0x4f7cbbec 0x55d2fd21 0x3fa56282 0xee0e9a2c 0x4e6c8faa 0xb8bfef2a 0xea5170a7 0xdbfffd03 0x39010000 0x200 0x80390100 0x7 0xd803c604 0x3dc39 0x1000000 0x20090 0x39010000 0x7d8 0x3a80400 0x3fe3901 0x0 0x200a039 0x1000000 0x7d803 0xee040003 0xb2390100 0x2 0xa03901 0x0 0xdd60f0f 0x120f0f0b 0x14140e11 0x12113901 0x0 0x200b039 0x1000000 0xdd696 0x91c191df 0xe5b3998f 0x8a929a39 0x1000000 0x200c0 0x39010000 0xdd6 0x9a849a8e 0x889a9393 0x8a878c91 0x39010000 0x200 0xd0390100 0xd 0xd6a09896 0x93928d6d 0x6d858386 0x89390100 0x2 0x803901 0x0 0xdcaedd8 0xc8bbb0a7 0x9f98928d 0x88843901 0x0 0x2009039 0x1000000 0xacaf8 0xff00fcff 0xccf4ff00 0x39010000 0x200 0xa0390100 0x2 0xcaff3901 0x0 0x200b239 0x1000000 0x2ca09 0x39010000 0x200 0xb0390100 0x2 0xca033901 0x0 0x251ff39 0x1000000 0x2532c 0x39010000 0x255 0x390100 0x2 0x35003901 0x7800 0x2110039 0x1000014 0x22900>; | |
| qcom,mdss-dsi-off-command = [39 01 00 00 32 00 02 28 00 39 01 00 00 78 00 02 10 00]; | |
| qcom,mdss-dsi-warm_gamma-command = [39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 02 94 ff]; | |
| qcom,mdss-dsi-cold_gamma-command = [39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 02 94 c0]; | |
| qcom,mdss-dsi-default_gamma-command = [39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 02 94 00]; | |
| qcom,mdss-dsi-CABC_on-command = [39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 02 55 01]; | |
| qcom,mdss-dsi-CABC_off-command = [39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 02 55 00]; | |
| qcom,mdss-dsi-CE_on-command = [39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 02 91 80]; | |
| qcom,mdss-dsi-CE_off-command = [39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 02 91 00]; | |
| qcom,mdss-dsi-on-command-state = "dsi_lp_mode"; | |
| qcom,mdss-dsi-off-command-state = "dsi_lp_mode"; | |
| qcom,mdss-dsi-cold_gamma-command-state = "dsi_hs_mode"; | |
| qcom,mdss-dsi-warm_gamma-command-state = "dsi_hs_mode"; | |
| qcom,mdss-dsi-default_gamma-command-state = "dsi_hs_mode"; | |
| qcom,mdss-dsi-CABC_on-command-state = "dsi_hs_mode"; | |
| qcom,mdss-dsi-CABC_off-command-state = "dsi_hs_mode"; | |
| qcom,mdss-dsi-CE_on-command-state = "dsi_hs_mode"; | |
| qcom,mdss-dsi-CE_off-command-state = "dsi_hs_mode"; | |
| qcom,mdss-dsi-h-sync-pulse = <0x1>; | |
| qcom,mdss-dsi-traffic-mode = "burst_mode"; | |
| qcom,mdss-dsi-bllp-eof-power-mode; | |
| qcom,mdss-dsi-bllp-power-mode; | |
| qcom,mdss-dsi-lane-0-state; | |
| qcom,mdss-dsi-lane-1-state; | |
| qcom,mdss-dsi-lane-2-state; | |
| qcom,mdss-dsi-lane-3-state; | |
| qcom,mdss-dsi-panel-timings = <0x7d251d00 0x37332227 0x1e030400>; | |
| qcom,mdss-dsi-t-clk-post = <0xd>; | |
| qcom,mdss-dsi-t-clk-pre = <0x2e>; | |
| qcom,mdss-dsi-bl-min-level = <0x1>; | |
| qcom,mdss-dsi-bl-max-level = <0xfff>; | |
| qcom,mdss-dsi-dma-trigger = "trigger_sw"; | |
| qcom,mdss-dsi-mdp-trigger = "none"; | |
| qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled"; | |
| qcom,mdss-dsi-reset-sequence = <0x1 0xa 0x0 0xa 0x1 0xa>; | |
| qcom,mdss-dsi-panel-status-command = <0x6010001 0x500010a>; | |
| qcom,mdss-dsi-panel-status-command-mode = "dsi_lp_mode"; | |
| qcom,mdss-dsi-panel-status-check-mode = "TE_check_NT35596"; | |
| qcom,mdss-dsi-panel-status-read-length = <0x1>; | |
| qcom,mdss-dsi-panel-status-value = <0x9c>; | |
| qcom,mdss-dsi-panel-max-error-count = <0x3>; | |
| qcom,mdss-pan-physical-width-dimension = <0x45>; | |
| qcom,mdss-pan-physical-height-dimension = <0x7a>; | |
| qcom,mdss-dsi-panel-timings-phy-v2 = <0x231e0708 0x50304a0 0x231e0708 0x50304a0 0x231e0708 0x50304a0 0x231e0708 0x50304a0 0x23180708 0x50304a0>; | |
| qcom,panel-supply-entries = <0x1ae>; | |
| linux,phandle = <0x1b4>; | |
| phandle = <0x1b4>; | |
| }; | |
| qcom,mdss_dsi_ft8716_fhd_video { | |
| qcom,mdss-dsi-panel-name = "ft8716 fhd video mode dsi panel"; | |
| qcom,mdss-dsi-panel-type = "dsi_video_mode"; | |
| qcom,mdss-dsi-panel-framerate = <0x3c>; | |
| qcom,mdss-dsi-virtual-channel-id = <0x0>; | |
| qcom,mdss-dsi-stream = <0x0>; | |
| qcom,mdss-dsi-panel-width = <0x438>; | |
| qcom,mdss-dsi-panel-height = <0x780>; | |
| qcom,mdss-dsi-h-front-porch = <0x20>; | |
| qcom,mdss-dsi-h-back-porch = <0x20>; | |
| qcom,mdss-dsi-h-pulse-width = <0x4>; | |
| qcom,mdss-dsi-h-sync-skew = <0x0>; | |
| qcom,mdss-dsi-v-back-porch = <0x10>; | |
| qcom,mdss-dsi-v-front-porch = <0x10>; | |
| qcom,mdss-dsi-v-pulse-width = <0x2>; | |
| qcom,mdss-dsi-h-left-border = <0x0>; | |
| qcom,mdss-dsi-h-right-border = <0x0>; | |
| qcom,mdss-dsi-v-top-border = <0x0>; | |
| qcom,mdss-dsi-v-bottom-border = <0x0>; | |
| qcom,mdss-dsi-bpp = <0x18>; | |
| qcom,mdss-dsi-underflow-color = <0xff>; | |
| qcom,mdss-dsi-border-color = <0x0>; | |
| qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 04 ff 87 16 01 39 01 00 00 00 00 02 00 80 39 01 00 00 00 00 03 ff 87 16 39 01 00 00 00 00 02 00 80 39 01 00 00 00 00 0d d8 80 81 80 00 00 00 01 01 01 01 01 01 39 01 00 00 00 00 02 00 90 39 01 00 00 00 00 0d d8 00 01 02 01 01 02 01 02 02 02 02 01 39 01 00 00 00 00 02 00 a0 39 01 00 00 00 00 0d d8 00 01 03 06 08 0b 0e 12 15 17 1a 18 39 01 00 00 00 00 02 00 b0 39 01 00 00 00 00 0d d8 80 80 80 82 83 85 88 89 8b 8e 8f 8e 39 01 00 00 00 00 02 00 c0 39 01 00 00 00 00 0d d8 82 85 85 86 89 8c 90 93 97 9b 9e 9c 39 01 00 00 00 00 02 00 d0 39 01 00 00 00 00 0d d8 02 04 05 06 09 0c 0e 12 14 17 19 18 39 01 00 00 00 00 02 00 e0 39 01 00 00 00 00 04 d8 ff f4 f7 39 01 00 00 00 00 02 00 c0 39 01 00 00 00 00 02 d7 01 39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 02 94 00 39 01 00 00 00 00 02 00 a0 39 01 00 00 00 00 0d d6 0a 08 0a 14 1d 16 16 17 0e 12 13 14 39 01 00 00 00 00 02 00 b0 39 01 00 00 00 00 0d d6 ae ae c8 a9 c9 bf 9a 9a af ab 92 99 39 01 00 00 00 00 02 00 c0 39 01 00 00 00 00 0d d6 8d 8d b0 9c b0 ab 77 77 96 9c 8c 91 39 01 00 00 00 00 02 00 d0 39 01 00 00 00 00 0d d6 aa aa 98 8e 99 73 6f 74 8a 92 86 8a 39 01 00 00 00 00 02 00 81 39 01 00 00 00 00 0a ca 7f ff b9 ff b9 ff 00 00 00 39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 02 c6 10 39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 13 c7 b0 bb bb 9b dc bb ab a9 88 88 88 56 55 55 55 55 55 55 39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 02 c6 11 39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 13 c7 b0 ba ab 8c eb ba aa 9a 88 88 88 67 66 56 55 55 55 55 39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 02 c6 12 39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 13 c7 b0 b9 ab 8b db ba 9a 9a 88 88 88 67 66 66 66 56 55 55 39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 02 c6 13 39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 13 c7 a0 aa 9b 8c d9 ba 9a 99 88 88 88 67 66 66 66 66 66 55 39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 02 c6 14 39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 13 c7 a0 a9 9b 8b d9 aa aa 98 88 88 88 68 66 66 66 66 66 66 39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 02 c6 15 39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 13 c7 a0 a9 8a 8c c9 9a 9a 99 88 88 88 78 77 66 66 66 66 66 39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 02 c6 16 39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 13 c7 a0 99 8a 9b c8 9a a9 89 88 88 88 78 77 77 67 66 66 66 39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 02 c6 17 39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 13 c7 90 9a 89 9b b8 a9 99 8a 88 88 88 78 77 77 77 67 66 66 39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 02 c6 18 39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 13 c7 90 99 8a 8a b8 a9 99 89 88 88 88 78 77 77 77 77 77 66 39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 02 c6 19 39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 13 c7 90 99 89 8a b8 99 89 8a 88 88 88 78 77 77 77 77 77 77 39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 02 c6 1a 39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 13 c7 80 99 89 8a a8 99 89 99 88 88 88 88 78 77 77 77 77 77 39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 02 c6 1b 39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 13 c7 80 a8 98 89 a8 98 89 99 88 88 88 88 88 78 77 77 77 77 39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 02 c6 1c 39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 13 c7 80 98 89 89 98 89 89 89 88 88 88 88 88 88 88 77 77 77 39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 02 c6 1d 39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 13 c7 80 98 98 98 97 98 88 89 88 88 88 88 88 88 88 88 77 77 39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 02 c6 1e 39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 13 c7 80 88 89 88 88 89 98 88 88 88 88 88 88 88 88 88 88 77 39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 02 c6 1f 39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 13 c7 80 88 88 98 97 88 88 88 88 88 88 88 88 88 88 88 88 88 39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 02 c6 00 39 01 00 00 00 00 02 00 b0 39 01 00 00 00 00 02 ca 00 39 01 00 00 00 00 02 00 b2 39 01 00 00 00 00 02 ca 04 39 01 00 00 00 00 02 51 ff 39 01 00 00 00 00 02 53 2c 39 01 00 00 00 00 02 55 00 39 01 00 00 78 00 02 11 00 39 01 00 00 14 00 02 29 00]; | |
| qcom,mdss-dsi-off-command = [39 01 00 00 14 00 02 28 00 39 01 00 00 78 00 02 10 00 39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 04 ff 87 16 01 39 01 00 00 00 00 02 00 80 39 01 00 00 00 00 03 ff 87 16 39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 05 f7 5a a5 87 16]; | |
| qcom,mdss-dsi-warm_gamma-command = [39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 02 94 ff]; | |
| qcom,mdss-dsi-cold_gamma-command = [39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 02 94 c0]; | |
| qcom,mdss-dsi-default_gamma-command = [39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 02 94 00]; | |
| qcom,mdss-dsi-CABC_on-command = [39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 02 55 01]; | |
| qcom,mdss-dsi-CABC_off-command = [39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 02 55 00]; | |
| qcom,mdss-dsi-CE_on-command = [39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 02 91 80]; | |
| qcom,mdss-dsi-CE_off-command = [39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 02 91 00]; | |
| qcom,mdss-dsi-on-command-state = "dsi_lp_mode"; | |
| qcom,mdss-dsi-off-command-state = "dsi_lp_mode"; | |
| qcom,mdss-dsi-cold_gamma-command-state = "dsi_lp_mode"; | |
| qcom,mdss-dsi-warm_gamma-command-state = "dsi_lp_mode"; | |
| qcom,mdss-dsi-default_gamma-command-state = "dsi_lp_mode"; | |
| qcom,mdss-dsi-CABC_on-command-state = "dsi_hs_mode"; | |
| qcom,mdss-dsi-CABC_off-command-state = "dsi_hs_mode"; | |
| qcom,mdss-dsi-CE_on-command-state = "dsi_hs_mode"; | |
| qcom,mdss-dsi-CE_off-command-state = "dsi_hs_mode"; | |
| qcom,mdss-dsi-h-sync-pulse = <0x1>; | |
| qcom,mdss-dsi-traffic-mode = "burst_mode"; | |
| qcom,mdss-dsi-bllp-eof-power-mode; | |
| qcom,mdss-dsi-bllp-power-mode; | |
| qcom,mdss-dsi-lane-0-state; | |
| qcom,mdss-dsi-lane-1-state; | |
| qcom,mdss-dsi-lane-2-state; | |
| qcom,mdss-dsi-lane-3-state; | |
| qcom,mdss-dsi-panel-timings = <0x7d251d00 0x37332227 0x1e030400>; | |
| qcom,mdss-dsi-t-clk-post = <0xd>; | |
| qcom,mdss-dsi-t-clk-pre = <0x2f>; | |
| qcom,mdss-dsi-bl-min-level = <0x1>; | |
| qcom,mdss-dsi-bl-max-level = <0xfff>; | |
| qcom,mdss-dsi-dma-trigger = "trigger_sw"; | |
| qcom,mdss-dsi-mdp-trigger = "none"; | |
| qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled"; | |
| qcom,mdss-dsi-reset-sequence = <0x1 0xa 0x0 0xa 0x1 0xa>; | |
| qcom,mdss-dsi-panel-status-command = <0x6010001 0x500010a>; | |
| qcom,mdss-dsi-panel-status-command-mode = "dsi_lp_mode"; | |
| qcom,mdss-dsi-panel-status-check-mode = "TE_check_NT35596"; | |
| qcom,mdss-dsi-panel-status-read-length = <0x1>; | |
| qcom,mdss-dsi-panel-status-value = <0x9c>; | |
| qcom,mdss-dsi-panel-max-error-count = <0x3>; | |
| qcom,mdss-pan-physical-width-dimension = <0x45>; | |
| qcom,mdss-pan-physical-height-dimension = <0x7a>; | |
| qcom,mdss-dsi-panel-timings-phy-v2 = <0x231e0708 0x50304a0 0x231e0708 0x50304a0 0x231e0708 0x50304a0 0x231e0708 0x50304a0 0x23180708 0x50304a0>; | |
| qcom,panel-supply-entries = <0x1ae>; | |
| }; | |
| qcom,mdss_dsi_ili7807_fhd_video { | |
| qcom,mdss-dsi-panel-name = "ili7807 fhd video mode dsi panel"; | |
| qcom,mdss-dsi-panel-type = "dsi_video_mode"; | |
| qcom,mdss-dsi-panel-framerate = <0x3c>; | |
| qcom,mdss-dsi-virtual-channel-id = <0x0>; | |
| qcom,mdss-dsi-stream = <0x0>; | |
| qcom,mdss-dsi-panel-width = <0x438>; | |
| qcom,mdss-dsi-panel-height = <0x780>; | |
| qcom,mdss-dsi-h-front-porch = <0x54>; | |
| qcom,mdss-dsi-h-back-porch = <0x50>; | |
| qcom,mdss-dsi-h-pulse-width = <0x18>; | |
| qcom,mdss-dsi-h-sync-skew = <0x0>; | |
| qcom,mdss-dsi-v-back-porch = <0x10>; | |
| qcom,mdss-dsi-v-front-porch = <0x16>; | |
| qcom,mdss-dsi-v-pulse-width = <0x8>; | |
| qcom,mdss-dsi-h-left-border = <0x0>; | |
| qcom,mdss-dsi-h-right-border = <0x0>; | |
| qcom,mdss-dsi-v-top-border = <0x0>; | |
| qcom,mdss-dsi-v-bottom-border = <0x0>; | |
| qcom,mdss-dsi-bpp = <0x18>; | |
| qcom,mdss-dsi-underflow-color = <0xff>; | |
| qcom,mdss-dsi-border-color = <0x0>; | |
| qcom,mdss-dsi-on-command = [39 01 00 00 00 00 04 ff 78 07 05 39 01 00 00 00 00 02 03 60 39 01 00 00 00 00 02 04 03 39 01 00 00 00 00 02 00 34 39 01 00 00 00 00 04 ff 78 07 00 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 03 51 0f ff 39 01 00 00 00 00 02 53 2c 39 01 00 00 00 00 02 55 00 39 01 00 00 78 00 02 11 00 39 01 00 00 00 00 04 ff 78 07 06 39 01 00 00 00 00 02 b2 22 39 01 00 00 00 00 02 a2 07 39 01 00 00 00 00 02 a3 1e 39 01 00 00 00 00 04 ff 78 07 01 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 66 04 39 01 00 00 00 00 02 6d 04 39 01 00 00 00 00 04 ff 78 07 00 39 01 00 00 14 00 02 29 00]; | |
| qcom,mdss-dsi-off-command = [39 01 00 00 00 00 04 ff 78 07 00 39 01 00 00 14 00 02 28 00 39 01 00 00 78 00 02 10 00 39 01 00 00 00 00 04 ff 78 07 01 39 01 00 00 00 00 02 58 01]; | |
| qcom,mdss-dsi-CE_on-command = [29 00 00 00 00 00 04 ff 78 07 05 29 00 00 00 00 00 02 30 06 29 00 00 00 00 00 02 31 10 29 00 00 00 00 00 02 38 07 29 00 00 00 00 00 02 39 09 29 00 00 00 00 00 02 3a 0c 29 00 00 00 00 00 02 40 02 29 00 00 00 00 00 02 41 02 29 00 00 00 00 00 02 42 02 29 00 00 00 00 00 02 43 02 29 00 00 00 00 00 02 44 02 29 00 00 00 00 00 02 45 03 29 00 00 00 00 00 02 46 03 29 00 00 00 00 00 02 47 03 29 00 00 00 00 00 02 48 03 29 00 00 00 00 00 02 49 03 29 00 00 00 00 00 02 4a 03 29 00 00 00 00 00 02 4b 03 29 00 00 00 00 00 02 4c 03 29 00 00 00 00 00 02 4d 03 29 00 00 00 00 00 02 4e 02 29 00 00 00 00 00 02 4f 02 29 00 00 00 00 00 02 50 02 29 00 00 00 00 00 02 51 02 29 00 00 00 00 00 02 52 02 29 00 00 00 00 00 02 53 02 29 00 00 00 00 00 02 54 02 29 00 00 00 00 00 02 55 02 29 00 00 00 00 00 02 56 02 29 00 00 00 00 00 02 57 02 29 01 00 00 00 00 04 ff 78 07 00]; | |
| qcom,mdss-dsi-CE_off-command = [29 01 00 00 00 00 04 ff 78 07 05 29 01 00 00 00 00 02 31 00 29 01 00 00 00 00 04 ff 78 07 00]; | |
| qcom,mdss-dsi-CABC_on-command = [29 00 00 00 00 00 04 ff 78 07 00 29 00 00 00 00 00 03 51 0f ff 29 00 00 00 00 00 02 53 2c 29 00 00 00 00 00 02 55 01 29 00 00 00 00 00 04 ff 78 07 05 29 00 00 00 00 00 02 10 0a 29 01 00 00 00 00 04 ff 78 07 00]; | |
| qcom,mdss-dsi-CABC_off-command = [29 00 00 00 00 00 04 ff 78 07 00 29 00 00 00 00 00 03 51 0f ff 29 00 00 00 00 00 02 53 2c 29 00 00 00 00 00 02 55 00 29 00 00 00 00 00 04 ff 78 07 05 29 00 00 00 00 00 02 10 14 29 01 00 00 00 00 04 ff 78 07 00]; | |
| qcom,mdss-dsi-default_gamma-command = <0x29000000 0x4ff 0x78070029 0x100000a 0x21100 0x29010000 0x4ff 0x78070629 0x1000000 0x2b222 0x29010000 0x2a2 0x7290100 0x2 0xa31e2901 0x0 0x4ff7807 0x1290100 0x2 0x65042901 0x0 0x2660429 0x1000000 0x26d04 0x29010000 0x4ff 0x78070029 0x1000014 0x22900>; | |
| qcom,mdss-dsi-cold_gamma-command = <0x29000000 0x4ff 0x78070229 0x0 0x20000 0x29000000 0x201 0xb4290000 0x2 0x2002900 0x0 0x203bd29 0x0 0x20400 0x29000000 0x205 0xcc290000 0x2 0x6002900 0x0 0x207dd29 0x0 0x20800 0x29000000 0x209 0xe7290000 0x2 0xa002900 0x0 0x20bf129 0x0 0x20c00 0x29000000 0x20d 0xfd290000 0x2 0xe012900 0x0 0x20f0c29 0x0 0x21001 0x29000000 0x211 0x16290000 0x2 0x12012900 0x0 0x2133829 0x0 0x21401 0x29000000 0x215 0x56290000 0x2 0x16012900 0x0 0x2178829 0x0 0x21801 0x29000000 0x219 0xae290000 0x2 0x1a012900 0x0 0x21bee29 0x0 0x21c02 0x29000000 0x21d 0x24290000 0x2 0x1e022900 0x0 0x21f2529 0x0 0x22002 0x29000000 0x221 0x5c290000 0x2 0x22022900 0x0 0x2239a29 0x0 0x22402 0x29000000 0x225 0xc3290000 0x2 0x26022900 0x0 0x227f829 0x0 0x22803 0x29000000 0x229 0x1b290000 0x2 0x2a032900 0x0 0x22b4929 0x0 0x22c03 0x29000000 0x22d 0x56290000 0x2 0x2e032900 0x0 0x22f6529 0x0 0x23003 0x29000000 0x231 0x74290000 0x2 0x32032900 0x0 0x2338729 0x0 0x23403 0x29000000 0x235 0x9e290000 0x2 0x36032900 0x0 0x237b129 0x0 0x23803 0x29000000 0x239 0xd9290000 0x2 0x3a032900 0x0 0x23bdc29 0x0 0x23c00 0x29000000 0x23d 0xb4290000 0x2 0x3e002900 0x0 0x23fbd29 0x0 0x27801 0x29000000 0x279 0x1290100 0x4 0xff780700 0x29000000 0x4ff 0x78070229 0x0 0x24000 0x29000000 0x241 0xcc290000 0x2 0x42002900 0x0 0x243dd29 0x0 0x24400 0x29000000 0x245 0xe7290000 0x2 0x46002900 0x0 0x247f129 0x0 0x24800 0x29000000 0x249 0xfd290000 0x2 0x4a012900 0x0 0x24b0c29 0x0 0x24c01 0x29000000 0x24d 0x16290000 0x2 0x4e012900 0x0 0x24f3829 0x0 0x25001 0x29000000 0x251 0x56290000 0x2 0x52012900 0x0 0x2538829 0x0 0x25401 0x29000000 0x255 0xae290000 0x2 0x56012900 0x0 0x257ee29 0x0 0x25802 0x29000000 0x259 0x24290000 0x2 0x5a022900 0x0 0x25b2529 0x0 0x25c02 0x29000000 0x25d 0x5c290000 0x2 0x5e022900 0x0 0x25f9a29 0x0 0x26002 0x29000000 0x261 0xc3290000 0x2 0x62022900 0x0 0x263f829 0x0 0x26403 0x29000000 0x265 0x1b290000 0x2 0x66032900 0x0 0x2674929 0x0 0x26803 0x29000000 0x269 0x56290000 0x2 0x6a032900 0x0 0x26b6529 0x0 0x26c03 0x29000000 0x26d 0x74290000 0x2 0x6e032900 0x0 0x26f8729 0x0 0x27003 0x29000000 0x271 0x9e290000 0x2 0x72032900 0x0 0x273b129 0x0 0x27403 0x29000000 0x275 0xd9290000 0x2 0x76032900 0x0 0x277dc29 0x0 0x27801 0x29000000 0x279 0x1290100 0x4 0xff780700 0x29000000 0x4ff 0x78070329 0x0 0x20000 0x29000000 0x201 0x91290000 0x2 0x2002900 0x0 0x2039929 0x0 0x20400 0x29000000 0x205 0xac290000 0x2 0x6002900 0x0 0x207bf29 0x0 0x20800 0x29000000 0x209 0xcd290000 0x2 0xa002900 0x0 0x20bdb29 0x0 0x20c00 0x29000000 0x20d 0xe7290000 0x2 0xe002900 0x0 0x20ff229 0x0 0x21000 0x29000000 0x211 0xfd290000 0x2 0x12012900 0x0 0x2132429 0x0 0x21401 0x29000000 0x215 0x45290000 0x2 0x16012900 0x0 0x2177929 0x0 0x21801 0x29000000 0x219 0xa3290000 0x2 0x1a012900 0x0 0x21be629 0x0 0x21c02 0x29000000 0x21d 0x1d290000 0x2 0x1e022900 0x0 0x21f1f29 0x0 0x22002 0x29000000 0x221 0x56290000 0x2 0x22022900 0x0 0x2239729 0x0 0x22402 0x29000000 0x225 0xc0290000 0x2 0x26022900 0x0 0x227f629 0x0 0x22803 0x29000000 0x229 0x18290000 0x2 0x2a032900 0x0 0x22b4429 0x0 0x22c03 0x29000000 0x22d 0x52290000 0x2 0x2e032900 0x0 0x22f6229 0x0 0x23003 0x29000000 0x231 0x74290000 0x2 0x32032900 0x0 0x2338929 0x0 0x23403 0x29000000 0x235 0xa2290000 0x2 0x36032900 0x0 0x237c229 0x0 0x23803 0x29000000 0x239 0xdb290000 0x2 0x3a032900 0x0 0x23bdc29 0x0 0x23c00 0x29000000 0x23d 0x91290000 0x2 0x3e002900 0x0 0x23f9929 0x0 0x27801 0x29000000 0x279 0x1290100 0x4 0xff780700 0x29000000 0x4ff 0x78070329 0x0 0x24000 0x29000000 0x241 0xac290000 0x2 0x42002900 0x0 0x243bf29 0x0 0x24400 0x29000000 0x245 0xcd290000 0x2 0x46002900 0x0 0x247db29 0x0 0x24800 0x29000000 0x249 0xe7290000 0x2 0x4a002900 0x0 0x24bf229 0x0 0x24c00 0x29000000 0x24d 0xfd290000 0x2 0x4e012900 0x0 0x24f2429 0x0 0x25001 0x29000000 0x251 0x45290000 0x2 0x52012900 0x0 0x2537929 0x0 0x25401 0x29000000 0x255 0xa3290000 0x2 0x56012900 0x0 0x257e629 0x0 0x25802 0x29000000 0x259 0x1d290000 0x2 0x5a022900 0x0 0x25b1f29 0x0 0x25c02 0x29000000 0x25d 0x56290000 0x2 0x5e022900 0x0 0x25f9729 0x0 0x26002 0x29000000 0x261 0xc0290000 0x2 0x62022900 0x0 0x263f629 0x0 0x26403 0x29000000 0x265 0x18290000 0x2 0x66032900 0x0 0x2674429 0x0 0x26803 0x29000000 0x269 0x52290000 0x2 0x6a032900 0x0 0x26b6229 0x0 0x26c03 0x29000000 0x26d 0x74290000 0x2 0x6e032900 0x0 0x26f8929 0x0 0x27003 0x29000000 0x271 0xa2290000 0x2 0x72032900 0x0 0x273c229 0x0 0x27403 0x29000000 0x275 0xdb290000 0x2 0x76032900 0x0 0x277dc29 0x0 0x27801 0x29000000 0x279 0x1290100 0x4 0xff780700 0x29000000 0x4ff 0x78070429 0x0 0x20000 0x29000000 0x201 0x290000 0x2 0x2002900 0x0 0x2031829 0x0 0x20400 0x29000000 0x205 0x40290000 0x2 0x6002900 0x0 0x2076029 0x0 0x20800 0x29000000 0x209 0x7c290000 0x2 0xa002900 0x0 0x20b9229 0x0 0x20c00 0x29000000 0x20d 0xa8290000 0x2 0xe002900 0x0 0x20fbe29 0x0 0x21000 0x29000000 0x211 0xce290000 0x2 0x12012900 0x0 0x2130229 0x0 0x21401 0x29000000 0x215 0x2b290000 0x2 0x16012900 0x0 0x2176a29 0x0 0x21801 0x29000000 0x219 0x98290000 0x2 0x1a012900 0x0 0x21be029 0x0 0x21c02 0x29000000 0x21d 0x19290000 0x2 0x1e022900 0x0 0x21f1b29 0x0 0x22002 0x29000000 0x221 0x53290000 0x2 0x22022900 0x0 0x2239429 0x0 0x22402 0x29000000 0x225 0xbe290000 0x2 0x26022900 0x0 0x227f729 0x0 0x22803 0x29000000 0x229 0x1e290000 0x2 0x2a032900 0x0 0x22b5829 0x0 0x22c03 0x29000000 0x22d 0x70290000 0x2 0x2e032900 0x0 0x22f7229 0x0 0x23003 0x29000000 0x231 0x73290000 0x2 0x32032900 0x0 0x2338629 0x0 0x23403 0x29000000 0x235 0x9e290000 0x2 0x36032900 0x0 0x237c029 0x0 0x23803 0x29000000 0x239 0xda290000 0x2 0x3a032900 0x0 0x23bdc29 0x0 0x23c00 0x29000000 0x23d 0x290000 0x2 0x3e002900 0x0 0x23f1829 0x0 0x27801 0x29000000 0x279 0x1290100 0x4 0xff780700 0x29000000 0x4ff 0x78070429 0x0 0x24000 0x29000000 0x241 0x40290000 0x2 0x42002900 0x0 0x2436029 0x0 0x24400 0x29000000 0x245 0x7c290000 0x2 0x46002900 0x0 0x2479229 0x0 0x24800 0x29000000 0x249 0xa8290000 0x2 0x4a002900 0x0 0x24bbe29 0x0 0x24c00 0x29000000 0x24d 0xce290000 0x2 0x4e012900 0x0 0x24f0229 0x0 0x25001 0x29000000 0x251 0x2b290000 0x2 0x52012900 0x0 0x2536a29 0x0 0x25401 0x29000000 0x255 0x98290000 0x2 0x56012900 0x0 0x257e029 0x0 0x25802 0x29000000 0x259 0x19290000 0x2 0x5a022900 0x0 0x25b1b29 0x0 0x25c02 0x29000000 0x25d 0x53290000 0x2 0x5e022900 0x0 0x25f9429 0x0 0x26002 0x29000000 0x261 0xbe290000 0x2 0x62022900 0x0 0x263f729 0x0 0x26403 0x29000000 0x265 0x1e290000 0x2 0x66032900 0x0 0x2675829 0x0 0x26803 0x29000000 0x269 0x70290000 0x2 0x6a032900 0x0 0x26b7229 0x0 0x26c03 0x29000000 0x26d 0x73290000 0x2 0x6e032900 0x0 0x26f8629 0x0 0x27003 0x29000000 0x271 0x9e290000 0x2 0x72032900 0x0 0x273c029 0x0 0x27403 0x29000000 0x275 0xda290000 0x2 0x76032900 0x0 0x277dc29 0x0 0x27801 0x29000000 0x279 0x1290100 0x4 0xff780700>; | |
| qcom,mdss-dsi-warm_gamma-command = <0x29000000 0x4ff 0x78070229 0x0 0x20000 0x29000000 0x201 0x290000 0x2 0x2002900 0x0 0x2031129 0x0 0x20400 0x29000000 0x205 0x2b290000 0x2 0x6002900 0x0 0x2074629 0x0 0x20800 0x29000000 0x209 0x67290000 0x2 0xa002900 0x0 0x20b7e29 0x0 0x20c00 0x29000000 0x20d 0x91290000 0x2 0xe002900 0x0 0x20fa429 0x0 0x21000 0x29000000 0x211 0xb3290000 0x2 0x12002900 0x0 0x213ee29 0x0 0x21401 0x29000000 0x215 0x1d290000 0x2 0x16012900 0x0 0x2176129 0x0 0x21801 0x29000000 0x219 0x91290000 0x2 0x1a012900 0x0 0x21bdc29 0x0 0x21c02 0x29000000 0x21d 0x16290000 0x2 0x1e022900 0x0 0x21f1829 0x0 0x22002 0x29000000 0x221 0x52290000 0x2 0x22022900 0x0 0x2239229 0x0 0x22402 0x29000000 0x225 0xba290000 0x2 0x26022900 0x0 0x227f029 0x0 0x22803 0x29000000 0x229 0x13290000 0x2 0x2a032900 0x0 0x22b4529 0x0 0x22c03 0x29000000 0x22d 0x53290000 0x2 0x2e032900 0x0 0x22f6229 0x0 0x23003 0x29000000 0x231 0x74290000 0x2 0x32032900 0x0 0x2338629 0x0 0x23403 0x29000000 0x235 0x9d290000 0x2 0x36032900 0x0 0x237b029 0x0 0x23803 0x29000000 0x239 0xd9290000 0x2 0x3a032900 0x0 0x23bdc29 0x0 0x23c00 0x29000000 0x23d 0x290000 0x2 0x3e002900 0x0 0x23f1129 0x0 0x27801 0x29000000 0x279 0x1290100 0x4 0xff780700 0x29000000 0x4ff 0x78070229 0x0 0x24000 0x29000000 0x241 0x2b290000 0x2 0x42002900 0x0 0x2434629 0x0 0x24400 0x29000000 0x245 0x67290000 0x2 0x46002900 0x0 0x2477e29 0x0 0x24800 0x29000000 0x249 0x91290000 0x2 0x4a002900 0x0 0x24ba429 0x0 0x24c00 0x29000000 0x24d 0xb3290000 0x2 0x4e002900 0x0 0x24fee29 0x0 0x25001 0x29000000 0x251 0x1d290000 0x2 0x52012900 0x0 0x2536129 0x0 0x25401 0x29000000 0x255 0x91290000 0x2 0x56012900 0x0 0x257dc29 0x0 0x25802 0x29000000 0x259 0x16290000 0x2 0x5a022900 0x0 0x25b1829 0x0 0x25c02 0x29000000 0x25d 0x52290000 0x2 0x5e022900 0x0 0x25f9229 0x0 0x26002 0x29000000 0x261 0xba290000 0x2 0x62022900 0x0 0x263f029 0x0 0x26403 0x29000000 0x265 0x13290000 0x2 0x66032900 0x0 0x2674529 0x0 0x26803 0x29000000 0x269 0x53290000 0x2 0x6a032900 0x0 0x26b6229 0x0 0x26c03 0x29000000 0x26d 0x74290000 0x2 0x6e032900 0x0 0x26f8629 0x0 0x27003 0x29000000 0x271 0x9d290000 0x2 0x72032900 0x0 0x273b029 0x0 0x27403 0x29000000 0x275 0xd9290000 0x2 0x76032900 0x0 0x277dc29 0x0 0x27801 0x29000000 0x279 0x1290100 0x4 0xff780700 0x29000000 0x4ff 0x78070329 0x0 0x20000 0x29000000 0x201 0x86290000 0x2 0x2002900 0x0 0x2038e29 0x0 0x20400 0x29000000 0x205 0xa1290000 0x2 0x6002900 0x0 0x207b429 0x0 0x20800 0x29000000 0x209 0xc5290000 0x2 0xa002900 0x0 0x20bd329 0x0 0x20c00 0x29000000 0x20d 0xe1290000 0x2 0xe002900 0x0 0x20fee29 0x0 0x21000 0x29000000 0x211 0xfa290000 0x2 0x12012900 0x0 0x2132129 0x0 0x21401 0x29000000 0x215 0x42290000 0x2 0x16012900 0x0 0x2177729 0x0 0x21801 0x29000000 0x219 0xa2290000 0x2 0x1a012900 0x0 0x21be529 0x0 0x21c02 0x29000000 0x21d 0x1d290000 0x2 0x1e022900 0x0 0x21f1e29 0x0 0x22002 0x29000000 0x221 0x56290000 0x2 0x22022900 0x0 0x2239629 0x0 0x22402 0x29000000 0x225 0xbf290000 0x2 0x26022900 0x0 0x227f529 0x0 0x22803 0x29000000 0x229 0x18290000 0x2 0x2a032900 0x0 0x22b4529 0x0 0x22c03 0x29000000 0x22d 0x53290000 0x2 0x2e032900 0x0 0x22f6229 0x0 0x23003 0x29000000 0x231 0x74290000 0x2 0x32032900 0x0 0x2338829 0x0 0x23403 0x29000000 0x235 0xa1290000 0x2 0x36032900 0x0 0x237c229 0x0 0x23803 0x29000000 0x239 0xdb290000 0x2 0x3a032900 0x0 0x23bdc29 0x0 0x23c00 0x29000000 0x23d 0x86290000 0x2 0x3e002900 0x0 0x23f8e29 0x0 0x27801 0x29000000 0x279 0x1290100 0x4 0xff780700 0x29000000 0x4ff 0x78070329 0x0 0x24000 0x29000000 0x241 0xa1290000 0x2 0x42002900 0x0 0x243b429 0x0 0x24400 0x29000000 0x245 0xc5290000 0x2 0x46002900 0x0 0x247d329 0x0 0x24800 0x29000000 0x249 0xe1290000 0x2 0x4a002900 0x0 0x24bee29 0x0 0x24c00 0x29000000 0x24d 0xfa290000 0x2 0x4e012900 0x0 0x24f2129 0x0 0x25001 0x29000000 0x251 0x42290000 0x2 0x52012900 0x0 0x2537729 0x0 0x25401 0x29000000 0x255 0xa2290000 0x2 0x56012900 0x0 0x257e529 0x0 0x25802 0x29000000 0x259 0x1d290000 0x2 0x5a022900 0x0 0x25b1e29 0x0 0x25c02 0x29000000 0x25d 0x56290000 0x2 0x5e022900 0x0 0x25f9629 0x0 0x26002 0x29000000 0x261 0xbf290000 0x2 0x62022900 0x0 0x263f529 0x0 0x26403 0x29000000 0x265 0x18290000 0x2 0x66032900 0x0 0x2674529 0x0 0x26803 0x29000000 0x269 0x53290000 0x2 0x6a032900 0x0 0x26b6229 0x0 0x26c03 0x29000000 0x26d 0x74290000 0x2 0x6e032900 0x0 0x26f8829 0x0 0x27003 0x29000000 0x271 0xa1290000 0x2 0x72032900 0x0 0x273c229 0x0 0x27403 0x29000000 0x275 0xdb290000 0x2 0x76032900 0x0 0x277dc29 0x0 0x27801 0x29000000 0x279 0x1290100 0x4 0xff780700 0x29000000 0x4ff 0x78070429 0x0 0x20000 0x29000000 0x201 0xe8290000 0x2 0x2002900 0x0 0x203ee29 0x0 0x20400 0x29000000 0x205 0xfa290000 0x2 0x6012900 0x0 0x2070629 0x0 0x20801 0x29000000 0x209 0x11290000 0x2 0xa012900 0x0 0x20b1a29 0x0 0x20c01 0x29000000 0x20d 0x24290000 0x2 0xe012900 0x0 0x20f2c29 0x0 0x21001 0x29000000 0x211 0x35290000 0x2 0x12012900 0x0 0x2135229 0x0 0x21401 0x29000000 0x215 0x6d290000 0x2 0x16012900 0x0 0x2179729 0x0 0x21801 0x29000000 0x219 0xbc290000 0x2 0x1a012900 0x0 0x21bf629 0x0 0x21c02 0x29000000 0x21d 0x2a290000 0x2 0x1e022900 0x0 0x21f2b29 0x0 0x22002 0x29000000 0x221 0x61290000 0x2 0x22022900 0x0 0x223a029 0x0 0x22402 0x29000000 0x225 0xc9290000 0x2 0x26032900 0x0 0x2270229 0x0 0x22803 0x29000000 0x229 0x29290000 0x2 0x2a032900 0x0 0x22b4529 0x0 0x22c03 0x29000000 0x22d 0x53290000 0x2 0x2e032900 0x0 0x22f6229 0x0 0x23003 0x29000000 0x231 0x72290000 0x2 0x32032900 0x0 0x2338429 0x0 0x23403 0x29000000 0x235 0x9d290000 0x2 0x36032900 0x0 0x237be29 0x0 0x23803 0x29000000 0x239 0xda290000 0x2 0x3a032900 0x0 0x23bdc29 0x0 0x23c00 0x29000000 0x23d 0xe8290000 0x2 0x3e002900 0x0 0x23fee29 0x0 0x27801 0x29000000 0x279 0x1290100 0x4 0xff780700 0x29000000 0x4ff 0x78070429 0x0 0x24000 0x29000000 0x241 0xfa290000 0x2 0x42012900 0x0 0x2430629 0x0 0x24401 0x29000000 0x245 0x11290000 0x2 0x46012900 0x0 0x2471a29 0x0 0x24801 0x29000000 0x249 0x24290000 0x2 0x4a012900 0x0 0x24b2c29 0x0 0x24c01 0x29000000 0x24d 0x35290000 0x2 0x4e012900 0x0 0x24f5229 0x0 0x25001 0x29000000 0x251 0x6d290000 0x2 0x52012900 0x0 0x2539729 0x0 0x25401 0x29000000 0x255 0xbc290000 0x2 0x56012900 0x0 0x257f629 0x0 0x25802 0x29000000 0x259 0x2a290000 0x2 0x5a022900 0x0 0x25b2b29 0x0 0x25c02 0x29000000 0x25d 0x61290000 0x2 0x5e022900 0x0 0x25fa029 0x0 0x26002 0x29000000 0x261 0xc9290000 0x2 0x62032900 0x0 0x2630229 0x0 0x26403 0x29000000 0x265 0x29290000 0x2 0x66032900 0x0 0x2674529 0x0 0x26803 0x29000000 0x269 0x53290000 0x2 0x6a032900 0x0 0x26b6229 0x0 0x26c03 0x29000000 0x26d 0x72290000 0x2 0x6e032900 0x0 0x26f8429 0x0 0x27003 0x29000000 0x271 0x9d290000 0x2 0x72032900 0x0 0x273be29 0x0 0x27403 0x29000000 0x275 0xda290000 0x2 0x76032900 0x0 0x277dc29 0x0 0x27801 0x29000000 0x279 0x1290100 0x4 0xff780700>; | |
| qcom,mdss-dsi-on-command-state = "dsi_lp_mode"; | |
| qcom,mdss-dsi-off-command-state = "dsi_lp_mode"; | |
| qcom,mdss-dsi-CABC_on-command-state = "dsi_hs_mode"; | |
| qcom,mdss-dsi-CABC_off-command-state = "dsi_hs_mode"; | |
| qcom,mdss-dsi-CE_on-command-state = "dsi_hs_mode"; | |
| qcom,mdss-dsi-CE_off-command-state = "dsi_hs_mode"; | |
| qcom,mdss-dsi-cold_gamma-command-state = "dsi_hs_mode"; | |
| qcom,mdss-dsi-warm_gamma-command-state = "dsi_hs_mode"; | |
| qcom,mdss-dsi-default_gamma-command-state = "dsi_hs_mode"; | |
| qcom,mdss-dsi-h-sync-pulse = <0x1>; | |
| qcom,mdss-dsi-traffic-mode = "burst_mode"; | |
| qcom,mdss-dsi-bllp-eof-power-mode; | |
| qcom,mdss-dsi-bllp-power-mode; | |
| qcom,mdss-dsi-lane-0-state; | |
| qcom,mdss-dsi-lane-1-state; | |
| qcom,mdss-dsi-lane-2-state; | |
| qcom,mdss-dsi-lane-3-state; | |
| qcom,mdss-dsi-panel-timings = <0x7d251d00 0x37332227 0x1e030400>; | |
| qcom,mdss-dsi-t-clk-post = <0xd>; | |
| qcom,mdss-dsi-t-clk-pre = <0x30>; | |
| qcom,mdss-dsi-bl-min-level = <0x1>; | |
| qcom,mdss-dsi-bl-max-level = <0xfff>; | |
| qcom,mdss-dsi-dma-trigger = "trigger_sw"; | |
| qcom,mdss-dsi-mdp-trigger = "none"; | |
| qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled"; | |
| qcom,mdss-dsi-reset-sequence = <0x1 0xa 0x0 0xa 0x1 0xa>; | |
| qcom,mdss-dsi-panel-status-command = <0x6010001 0x500010a>; | |
| qcom,mdss-dsi-panel-status-command-mode = "dsi_lp_mode"; | |
| qcom,mdss-dsi-panel-status-check-mode = "TE_check_NT35596"; | |
| qcom,mdss-dsi-panel-status-read-length = <0x1>; | |
| qcom,mdss-dsi-panel-status-value = <0x9c>; | |
| qcom,mdss-dsi-panel-max-error-count = <0x3>; | |
| qcom,mdss-pan-physical-width-dimension = <0x45>; | |
| qcom,mdss-pan-physical-height-dimension = <0x7a>; | |
| qcom,mdss-dsi-panel-timings-phy-v2 = <0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241b0809 0x50304a0>; | |
| qcom,panel-supply-entries = <0x1ae>; | |
| }; | |
| }; | |
| qcom,mdss_dsi@0 { | |
| compatible = "qcom,mdss-dsi"; | |
| hw-config = "single_dsi"; | |
| #address-cells = <0x1>; | |
| #size-cells = <0x1>; | |
| gdsc-supply = <0x185>; | |
| vdda-supply = <0x186>; | |
| vcca-supply = <0x139>; | |
| qcom,msm-bus,name = "mdss_dsi"; | |
| qcom,msm-bus,num-cases = <0x2>; | |
| qcom,msm-bus,num-paths = <0x1>; | |
| qcom,msm-bus,vectors-KBps = <0x16 0x200 0x0 0x0 0x16 0x200 0x0 0x3e8>; | |
| ranges = <0x1a94000 0x1a94000 0x400 0x1a94400 0x1a94400 0x588 0x193e000 0x193e000 0x30 0x1a96000 0x1a96000 0x400 0x1a96400 0x1a96400 0x588 0x193e000 0x193e000 0x30>; | |
| clocks = <0x1ab 0x588460a4 0x37 0xbfb92ed3 0x37 0x668f51de 0x1ab 0xfb32f31e 0x1ab 0x585ef6d4 0x1ab 0x87c1612 0x1ab 0x8067c5a3>; | |
| clock-names = "mdp_core_clk", "iface_clk", "bus_clk", "ext_byte0_clk", "ext_byte1_clk", "ext_pixel0_clk", "ext_pixel1_clk"; | |
| qcom,mmss-ulp-clamp-ctrl-offset = <0x20>; | |
| qcom,mmss-phyreset-ctrl-offset = <0x24>; | |
| qcom,mdss-fb-map-prim = <0x1af>; | |
| qcom,mdss-fb-map-sec = <0x1b0>; | |
| qcom,core-supply-entries { | |
| #address-cells = <0x1>; | |
| #size-cells = <0x0>; | |
| qcom,core-supply-entry@0 { | |
| reg = <0x0>; | |
| qcom,supply-name = "gdsc"; | |
| qcom,supply-min-voltage = <0x0>; | |
| qcom,supply-max-voltage = <0x0>; | |
| qcom,supply-enable-load = <0x0>; | |
| qcom,supply-disable-load = <0x0>; | |
| }; | |
| }; | |
| qcom,ctrl-supply-entries { | |
| #address-cells = <0x1>; | |
| #size-cells = <0x0>; | |
| qcom,ctrl-supply-entry@0 { | |
| reg = <0x0>; | |
| qcom,supply-name = "vdda"; | |
| qcom,supply-min-voltage = <0x12b128>; | |
| qcom,supply-max-voltage = <0x12b128>; | |
| qcom,supply-enable-load = <0x46f0>; | |
| qcom,supply-disable-load = <0x1>; | |
| }; | |
| }; | |
| qcom,phy-supply-entries { | |
| #address-cells = <0x1>; | |
| #size-cells = <0x0>; | |
| qcom,phy-supply-entry@0 { | |
| reg = <0x0>; | |
| qcom,supply-name = "vcca"; | |
| qcom,supply-min-voltage = <0xe1d48>; | |
| qcom,supply-max-voltage = <0xe1d48>; | |
| qcom,supply-enable-load = <0x4268>; | |
| qcom,supply-disable-load = <0x20>; | |
| }; | |
| }; | |
| qcom,mdss_dsi_ctrl0@1a94000 { | |
| compatible = "qcom,mdss-dsi-ctrl"; | |
| label = "MDSS DSI CTRL->0"; | |
| cell-index = <0x0>; | |
| reg = <0x1a94000 0x400 0x1a94400 0x580 0x193e000 0x30>; | |
| reg-names = "dsi_ctrl", "dsi_phy", "mmss_misc_phys"; | |
| qcom,timing-db-mode; | |
| qcom,mdss-mdp = <0x1b1>; | |
| vddio-supply = <0xea>; | |
| clocks = <0x1ab 0x35da7862 0x1ab 0xcc5c5c77 0x37 0xaec5cb25 0x1ab 0x75cc885b 0x1ab 0xccac1f35 0x100 0x60e83f06 0x100 0x792379e1 0x100 0xbbaa30be 0x100 0x45b3260f 0x100 0x177c029c 0x100 0x98ae3c92>; | |
| clock-names = "byte_clk", "pixel_clk", "core_clk", "byte_clk_rcg", "pixel_clk_rcg", "pll_byte_clk_mux", "pll_pixel_clk_mux", "pll_byte_clk_src", "pll_pixel_clk_src", "pll_shadow_byte_clk_src", "pll_shadow_pixel_clk_src"; | |
| qcom,platform-strength-ctrl = [ff 06 ff 06 ff 06 ff 06 ff 00]; | |
| qcom,platform-regulator-settings = [1d 1d 1d 1d 1d]; | |
| qcom,platform-lane-config = <0x100f 0x100f 0x100f 0x100f 0x108f>; | |
| lab-supply = <0x1b2>; | |
| ibb-supply = <0x1b3>; | |
| qcom,dsi-pref-prim-pan = <0x1b4>; | |
| pinctrl-names = "mdss_default", "mdss_sleep"; | |
| pinctrl-0 = <0x1b5 0x1b6>; | |
| pinctrl-1 = <0x1b7 0x1b8>; | |
| qcom,platform-te-gpio = <0xbe 0x18 0x0>; | |
| qcom,platform-reset-gpio = <0xbe 0x3d 0x0>; | |
| linux,phandle = <0x1ad>; | |
| phandle = <0x1ad>; | |
| }; | |
| qcom,mdss_dsi_ctrl1@1a96000 { | |
| compatible = "qcom,mdss-dsi-ctrl"; | |
| label = "MDSS DSI CTRL->1"; | |
| cell-index = <0x1>; | |
| reg = <0x1a96000 0x400 0x1a96400 0x588 0x193e000 0x30>; | |
| reg-names = "dsi_ctrl", "dsi_phy", "mmss_misc_phys"; | |
| qcom,mdss-mdp = <0x1b1>; | |
| vdd-supply = <0x190>; | |
| vddio-supply = <0xea>; | |
| clocks = <0x1ab 0x41f97fd8 0x1ab 0x9a9c430d 0x37 0x34653cc7 0x1ab 0x63c2c955 0x1ab 0x90f68ac 0x101 0xb5a42b7b 0x101 0x36458019 0x101 0x63930a8f 0x101 0xe4c9b56 0x101 0xfc021ce5 0x101 0xdcca3ffc>; | |
| clock-names = "byte_clk", "pixel_clk", "core_clk", "byte_clk_rcg", "pixel_clk_rcg", "pll_byte_clk_mux", "pll_pixel_clk_mux", "pll_byte_clk_src", "pll_pixel_clk_src", "pll_shadow_byte_clk_src", "pll_shadow_pixel_clk_src"; | |
| qcom,timing-db-mode; | |
| qcom,platform-strength-ctrl = [ff 06 ff 06 ff 06 ff 06 ff 00]; | |
| qcom,platform-regulator-settings = [1d 1d 1d 1d 1d]; | |
| qcom,platform-lane-config = <0x100f 0x100f 0x100f 0x100f 0x108f>; | |
| status = "disabled"; | |
| lab-supply = <0x1b2>; | |
| ibb-supply = <0x1b3>; | |
| }; | |
| }; | |
| qcom,mdss_wb_panel { | |
| compatible = "qcom,mdss_wb"; | |
| qcom,mdss_pan_res = <0x280 0x280>; | |
| qcom,mdss_pan_bpp = <0x18>; | |
| qcom,mdss-fb-map = <0x1b9>; | |
| }; | |
| qcom,mdss_rotator { | |
| compatible = "qcom,mdss_rotator"; | |
| qcom,mdss-wb-count = <0x1>; | |
| qcom,mdss-has-downscale; | |
| qcom,mdss-has-ubwc; | |
| qcom,msm-bus,name = "mdss_rotator"; | |
| qcom,msm-bus,num-cases = <0x3>; | |
| qcom,msm-bus,num-paths = <0x1>; | |
| qcom,msm-bus,vectors-KBps = <0x16 0x200 0x0 0x0 0x16 0x200 0x0 0x61a800 0x16 0x200 0x0 0x61a800>; | |
| rot-vdd-supply = <0x185>; | |
| qcom,supply-names = "rot-vdd"; | |
| qcom,mdss-has-reg-bus; | |
| clocks = <0x37 0xbfb92ed3 0x1ab 0x5b1f675e>; | |
| clock-names = "iface_clk", "rot_core_clk"; | |
| qcom,mdss-rot-reg-bus { | |
| qcom,msm-bus,name = "mdss_rot_reg"; | |
| qcom,msm-bus,num-cases = <0x2>; | |
| qcom,msm-bus,num-paths = <0x1>; | |
| qcom,msm-bus,active-only; | |
| qcom,msm-bus,vectors-KBps = <0x1 0x24e 0x0 0x0 0x1 0x24e 0x0 0x12c00>; | |
| }; | |
| }; | |
| qcom,mdss_dsi_pll@994400 { | |
| compatible = "qcom,mdss_dsi_pll_8953"; | |
| label = "MDSS DSI 0 PLL"; | |
| cell-index = <0x0>; | |
| #clock-cells = <0x1>; | |
| reg = <0x1a94400 0x588 0x184d074 0x8 0x1a94200 0x98>; | |
| reg-names = "pll_base", "gdsc_base", "dynamic_pll_base"; | |
| gdsc-supply = <0x185>; | |
| clocks = <0x37 0xbfb92ed3>; | |
| clock-names = "iface_clk"; | |
| clock-rate = <0x0>; | |
| qcom,dsi-pll-ssc-en; | |
| qcom,dsi-pll-ssc-mode = "down-spread"; | |
| memory-region = <0x1ba>; | |
| linux,phandle = <0x100>; | |
| phandle = <0x100>; | |
| qcom,platform-supply-entries { | |
| #address-cells = <0x1>; | |
| #size-cells = <0x0>; | |
| qcom,platform-supply-entry@0 { | |
| reg = <0x0>; | |
| qcom,supply-name = "gdsc"; | |
| qcom,supply-min-voltage = <0x0>; | |
| qcom,supply-max-voltage = <0x0>; | |
| qcom,supply-enable-load = <0x0>; | |
| qcom,supply-disable-load = <0x0>; | |
| }; | |
| }; | |
| }; | |
| qcom,mdss_dsi_pll@996400 { | |
| compatible = "qcom,mdss_dsi_pll_8953"; | |
| label = "MDSS DSI 1 PLL"; | |
| cell-index = <0x1>; | |
| #clock-cells = <0x1>; | |
| reg = <0x1a96400 0x588 0x184d074 0x8 0x1a96200 0x98>; | |
| reg-names = "pll_base", "gdsc_base", "dynamic_pll_base"; | |
| gdsc-supply = <0x185>; | |
| qcom,dsi-pll-ssc-en; | |
| qcom,dsi-pll-ssc-mode = "down-spread"; | |
| clocks = <0x37 0xbfb92ed3>; | |
| clock-names = "iface_clk"; | |
| clock-rate = <0x0>; | |
| linux,phandle = <0x101>; | |
| phandle = <0x101>; | |
| qcom,platform-supply-entries { | |
| #address-cells = <0x1>; | |
| #size-cells = <0x0>; | |
| qcom,platform-supply-entry@0 { | |
| reg = <0x0>; | |
| qcom,supply-name = "gdsc"; | |
| qcom,supply-min-voltage = <0x0>; | |
| qcom,supply-max-voltage = <0x0>; | |
| qcom,supply-enable-load = <0x0>; | |
| qcom,supply-disable-load = <0x0>; | |
| }; | |
| }; | |
| }; | |
| qcom,camera-flash { | |
| cell-index = <0x0>; | |
| compatible = "qcom,camera-flash"; | |
| qcom,flash-type = <0x1>; | |
| qcom,flash-source = <0x1bb 0x1bc>; | |
| qcom,torch-source = <0x1bd 0x1be>; | |
| qcom,switch-source = <0x1bf>; | |
| linux,phandle = <0x1a2>; | |
| phandle = <0x1a2>; | |
| }; | |
| gpio_keys { | |
| compatible = "gpio-keys"; | |
| input-name = "gpio-keys"; | |
| pinctrl-names = "tlmm_gpio_key_active", "tlmm_gpio_key_suspend"; | |
| pinctrl-0 = <0x1c0>; | |
| pinctrl-1 = <0x1c1>; | |
| vol_up { | |
| label = "volume_up"; | |
| gpios = <0xbe 0x55 0x1>; | |
| linux,input-type = <0x1>; | |
| linux,code = <0x73>; | |
| debounce-interval = <0xf>; | |
| }; | |
| }; | |
| goodix_fp { | |
| compatible = "goodix,fingerprint"; | |
| spi-max-frequency = <0xf4240>; | |
| input-device-name = "gf3208"; | |
| interrupt-parent = <0xbe>; | |
| interrupts = <0x9 0x0>; | |
| goodix,gpio_reset = <0xbe 0x8c 0x0>; | |
| goodix,gpio_irq = <0xbe 0x30 0x0>; | |
| clock-names = "iface_clk", "core_clk"; | |
| clocks = <0x37 0x8caa5b4f 0x37 0x759a76b0>; | |
| pinctrl-names = "goodixfp_spi_active", "goodixfp_reset_reset", "goodixfp_reset_active", "goodixfp_irq_active"; | |
| pinctrl-0 = <0x1c2>; | |
| pinctrl-1 = <0x1c3>; | |
| pinctrl-2 = <0x1c4>; | |
| pinctrl-3 = <0x1c5>; | |
| }; | |
| fpc1020 { | |
| compatible = "fpc,fpc1020"; | |
| spi-max-frequency = <0xf4240>; | |
| input-device-name = "fpc1020"; | |
| interrupt-parent = <0xbe>; | |
| interrupts = <0x9 0x0>; | |
| fpc,gpio_rst = <0xbe 0x8c 0x0>; | |
| fpc,gpio_irq = <0xbe 0x30 0x0>; | |
| clock-names = "iface_clk", "core_clk"; | |
| clocks = <0x37 0x8caa5b4f 0x37 0x759a76b0>; | |
| pinctrl-names = "fpc1020_spi_active", "fpc1020_reset_reset", "fpc1020_reset_active", "fpc1020_irq_active"; | |
| pinctrl-0 = <0x1c6>; | |
| pinctrl-1 = <0x1c7>; | |
| pinctrl-2 = <0x1c8>; | |
| pinctrl-3 = <0x1c9>; | |
| }; | |
| vdd_vreg { | |
| compatible = "regulator-fixed"; | |
| status = "ok"; | |
| regulator-name = "vdd_vreg"; | |
| }; | |
| dsi_panel_pwr_supply { | |
| #address-cells = <0x1>; | |
| #size-cells = <0x0>; | |
| linux,phandle = <0x1ae>; | |
| phandle = <0x1ae>; | |
| qcom,panel-supply-entry@0 { | |
| reg = <0x0>; | |
| qcom,supply-name = "vdd"; | |
| qcom,supply-min-voltage = <0x2b7cd0>; | |
| qcom,supply-max-voltage = <0x2b7cd0>; | |
| qcom,supply-enable-load = <0x186a0>; | |
| qcom,supply-disable-load = <0x64>; | |
| }; | |
| qcom,panel-supply-entry@1 { | |
| reg = <0x1>; | |
| qcom,supply-name = "vddio"; | |
| qcom,supply-min-voltage = <0x1b7740>; | |
| qcom,supply-max-voltage = <0x1b7740>; | |
| qcom,supply-enable-load = <0x186a0>; | |
| qcom,supply-disable-load = <0x64>; | |
| }; | |
| qcom,panel-supply-entry@2 { | |
| reg = <0x2>; | |
| qcom,supply-name = "lab"; | |
| qcom,supply-min-voltage = <0x4630c0>; | |
| qcom,supply-max-voltage = <0x5b8d80>; | |
| qcom,supply-enable-load = <0x186a0>; | |
| qcom,supply-disable-load = <0x64>; | |
| }; | |
| qcom,panel-supply-entry@3 { | |
| reg = <0x3>; | |
| qcom,supply-name = "ibb"; | |
| qcom,supply-min-voltage = <0x4630c0>; | |
| qcom,supply-max-voltage = <0x5b8d80>; | |
| qcom,supply-enable-load = <0x186a0>; | |
| qcom,supply-disable-load = <0x64>; | |
| qcom,supply-post-on-sleep = <0xa>; | |
| }; | |
| }; | |
| }; | |
| chosen { | |
| bootargs = "sched_enable_hmp=1 sched_enable_power_aware=1"; | |
| }; | |
| aliases { | |
| smd1 = "/soc/qcom,smdtty/qcom,smdtty-apps-fm"; | |
| smd2 = "/soc/qcom,smdtty/smdtty-apps-riva-bt-acl"; | |
| smd3 = "/soc/qcom,smdtty/qcom,smdtty-apps-riva-bt-cmd"; | |
| smd4 = "/soc/qcom,smdtty/qcom,smdtty-mbalbridge"; | |
| smd5 = "/soc/qcom,smdtty/smdtty-apps-riva-ant-cmd"; | |
| smd6 = "/soc/qcom,smdtty/smdtty-apps-riva-ant-data"; | |
| smd7 = "/soc/qcom,smdtty/qcom,smdtty-data1"; | |
| smd8 = "/soc/qcom,smdtty/qcom,smdtty-data4"; | |
| smd11 = "/soc/qcom,smdtty/qcom,smdtty-data11"; | |
| smd21 = "/soc/qcom,smdtty/qcom,smdtty-data21"; | |
| smd36 = "/soc/qcom,smdtty/smdtty-loopback"; | |
| sdhc1 = "/soc/sdhci@7824900"; | |
| sdhc2 = "/soc/sdhci@7864900"; | |
| i2c2 = "/soc/i2c@78b6000"; | |
| i2c3 = "/soc/i2c@78b7000"; | |
| i2c5 = "/soc/i2c@7af5000"; | |
| spi3 = "/soc/spi@78b7000"; | |
| spi6 = "/soc/spi@7af6000"; | |
| }; | |
| memory { | |
| device_type = "memory"; | |
| reg = <0x0 0x0 0x0 0x0>; | |
| }; | |
| firmware { | |
| android { | |
| compatible = "android,firmware"; | |
| fstab { | |
| compatible = "android,fstab"; | |
| vendor { | |
| compatible = "android,vendor"; | |
| dev = "/dev/block/platform/soc/7824900.sdhci/by-name/vendor"; | |
| type = "ext4"; | |
| mnt_flags = "ro,barrier=1,discard"; | |
| fsmgr_flags = "wait"; | |
| status = "disable"; | |
| }; | |
| system { | |
| compatible = "android,system"; | |
| dev = "/dev/block/platform/soc/7824900.sdhci/by-name/system"; | |
| type = "ext4"; | |
| mnt_flags = "ro,barrier=1,discard"; | |
| fsmgr_flags = "wait,slotselect"; | |
| status = "disable"; | |
| }; | |
| }; | |
| }; | |
| }; | |
| reserved-memory { | |
| #address-cells = <0x2>; | |
| #size-cells = <0x2>; | |
| ranges; | |
| other_ext_region@0 { | |
| compatible = "removed-dma-pool"; | |
| no-map; | |
| reg = <0x0 0x84a00000 0x0 0x1e00000>; | |
| }; | |
| modem_region@0 { | |
| compatible = "removed-dma-pool"; | |
| no-map-fixup; | |
| reg = <0x0 0x86c00000 0x0 0x6a00000>; | |
| linux,phandle = <0x12c>; | |
| phandle = <0x12c>; | |
| }; | |
| adsp_fw_region@0 { | |
| compatible = "removed-dma-pool"; | |
| no-map; | |
| reg = <0x0 0x8d600000 0x0 0x1200000>; | |
| linux,phandle = <0x12f>; | |
| phandle = <0x12f>; | |
| }; | |
| wcnss_fw_region@0 { | |
| compatible = "removed-dma-pool"; | |
| no-map; | |
| reg = <0x0 0x8e800000 0x0 0x700000>; | |
| linux,phandle = <0x133>; | |
| phandle = <0x133>; | |
| }; | |
| venus_region@0 { | |
| compatible = "shared-dma-pool"; | |
| reusable; | |
| alloc-ranges = <0x0 0x80000000 0x0 0x10000000>; | |
| alignment = <0x0 0x400000>; | |
| size = <0x0 0x800000>; | |
| linux,phandle = <0x130>; | |
| phandle = <0x130>; | |
| }; | |
| secure_region@0 { | |
| compatible = "shared-dma-pool"; | |
| reusable; | |
| alignment = <0x0 0x400000>; | |
| size = <0x0 0x9800000>; | |
| linux,phandle = <0x3e>; | |
| phandle = <0x3e>; | |
| }; | |
| qseecom_region@0 { | |
| compatible = "shared-dma-pool"; | |
| reusable; | |
| alignment = <0x0 0x400000>; | |
| size = <0x0 0x1000000>; | |
| linux,phandle = <0x3f>; | |
| phandle = <0x3f>; | |
| }; | |
| adsp_region@0 { | |
| compatible = "shared-dma-pool"; | |
| reusable; | |
| size = <0x0 0x400000>; | |
| linux,phandle = <0x10e>; | |
| phandle = <0x10e>; | |
| }; | |
| dfps_data_mem@90000000 { | |
| reg = <0x0 0x90000000 0x0 0x1000>; | |
| label = "dfps_data_mem"; | |
| linux,phandle = <0x1ba>; | |
| phandle = <0x1ba>; | |
| }; | |
| splash_region@0x90001000 { | |
| reg = <0x0 0x90001000 0x0 0x13ff000>; | |
| label = "cont_splash_mem"; | |
| linux,phandle = <0x1ac>; | |
| phandle = <0x1ac>; | |
| }; | |
| gpu_region@0 { | |
| compatible = "shared-dma-pool"; | |
| reusable; | |
| alloc-ranges = <0x0 0x80000000 0x0 0x10000000>; | |
| alignment = <0x0 0x400000>; | |
| size = <0x0 0x800000>; | |
| linux,phandle = <0x36>; | |
| phandle = <0x36>; | |
| }; | |
| pstore_reserve_mem_region@0 { | |
| compatible = "removed-dma-pool"; | |
| no-map; | |
| reg = <0x0 0x9ff00000 0x0 0x100000>; | |
| }; | |
| }; | |
| psci { | |
| compatible = "arm,psci-1.0"; | |
| method = "smc"; | |
| }; | |
| qcom,battery-data { | |
| qcom,batt-id-range-pct = <0x14>; | |
| linux,phandle = <0x127>; | |
| phandle = <0x127>; | |
| qcom,2760942_huaqin_d2cos_3080mah_averaged_masterslave_jan16th2017 { | |
| qcom,max-voltage-uv = <0x42d560>; | |
| qcom,nom-batt-capacity-mah = <0xc08>; | |
| qcom,batt-id-kohm = <0x32>; | |
| qcom,battery-beta = <0xd34>; | |
| qcom,battery-type = "battey_qrd_coslight_3080mah"; | |
| qcom,chg-rslow-comp-c1 = <0x3c9318>; | |
| qcom,chg-rslow-comp-c2 = <0x6cf331>; | |
| qcom,chg-rs-to-rslow = <0xf369b>; | |
| qcom,chg-rslow-comp-thr = <0xb8>; | |
| qcom,checksum = <0x5dad>; | |
| qcom,gui-version = "PMI8950GUI - 2.0.0.16"; | |
| qcom,fg-profile-data = <0xe283df7c 0x10811277 0x65835174 0x74899494 0x3382b099 0xa5bc1dc9 0x55100288 0x9a7d7481 0x8d774e83 0xcd701561 0xcd7e4f82 0x9d99dfbc 0xb5c9590c 0x240c1559 0x1470b2fd 0xa43f233d 0x6e330000 0x35460138 0xfe120000 0x0 0x0 0x976bb46a 0xef600b81 0x926e7260 0x3e59c079 0x5b6d565b 0x187f649a 0x18e96155 0x5fa0710c 0x2800ff36 0xf0113003 0xc>; | |
| }; | |
| qcom,3002485_huaqin_d2scud_3080mah_averaged_masterslave_jul3rd2017 { | |
| qcom,max-voltage-uv = <0x42d560>; | |
| qcom,nom-batt-capacity-mah = <0xc08>; | |
| qcom,batt-id-kohm = <0x18>; | |
| qcom,battery-beta = <0xd34>; | |
| qcom,battery-type = "huaqin_d2_scud_3080mah"; | |
| qcom,chg-rslow-comp-c1 = <0x47595d>; | |
| qcom,chg-rslow-comp-c2 = <0x91907c>; | |
| qcom,chg-rs-to-rslow = <0x167977>; | |
| qcom,chg-rslow-comp-thr = <0xc1>; | |
| qcom,checksum = <0xf351>; | |
| qcom,gui-version = "PMI8950GUI - 2.0.0.16"; | |
| qcom,fg-profile-data = <0xd2833d7c 0x9c805576 0x5183104a 0xc5817f8d 0x1382df9a 0x4fbee4cb 0x560ee383 0x2e7c6580 0xb3755683 0x16689380 0x488d4582 0x229a9dbd 0xf0ca530d 0x2c0cf959 0x1470a5fd 0xae411e47 0x7a440000 0x3a46153a 0xfd360000 0x0 0x0 0xbb738d70 0x348c217c 0xf57dc273 0xfe6ed470 0xc675be69 0x926650a0 0x3b47602a 0x5da0710c 0x2800ff36 0xf0113003 0xc>; | |
| }; | |
| qcom,2881955_huaqin_d2sunwoda_3000mah_averaged_masterslave_apr18th2017 { | |
| qcom,max-voltage-uv = <0x42d560>; | |
| qcom,nom-batt-capacity-mah = <0xbb8>; | |
| qcom,batt-id-kohm = <0x4d>; | |
| qcom,battery-beta = <0xd34>; | |
| qcom,battery-type = "batterydata-qrd-sunwoda-liwei"; | |
| qcom,chg-rslow-comp-c1 = <0x3990eb>; | |
| qcom,chg-rslow-comp-c2 = <0x5d7694>; | |
| qcom,chg-rs-to-rslow = <0x13f0cc>; | |
| qcom,chg-rslow-comp-thr = <0xb1>; | |
| qcom,checksum = <0xa973>; | |
| qcom,gui-version = "PMI8950GUI - 2.0.0.16"; | |
| qcom,fg-profile-data = <0xf683b07d 0xc481427c 0x53833c59 0x2d804287 0x1b82809a 0xc5bd09cb 0x5b0e1688 0x297fd282 0x3f7d4a83 0xe671a074 0x716d5a82 0x24993cbc 0xb5c85e0e 0x2c0c9159 0x1470b2fd 0x2e247d44 0xfe1a0000 0xd947cd23 0xfe320000 0x0 0x0 0x9b716670 0x867ccd88 0x22770970 0xe0747771 0xbb747968 0x546e0aaa 0x20d762eb 0x64a0710c 0x2800ff36 0xf0113003 0xc>; | |
| }; | |
| }; | |
| }; |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment