Last active
October 13, 2020 12:40
-
-
Save lemmi/b2105ab058e7889e18cbcc04460b3536 to your computer and use it in GitHub Desktop.
ER-12 dts
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
| root@ubnt:/home/ubnt# dtc -I fs -O dts /proc/device-tree/ | |
| Warning (unit_address_vs_reg): Node /soc@0 has a unit name, but no reg property | |
| Warning (unit_address_vs_reg): Node /memory has a reg or ranges property, but no unit name | |
| /dts-v1/; | |
| / { | |
| interrupt-parent = <0x1>; | |
| #size-cells = <0x2>; | |
| #address-cells = <0x2>; | |
| compatible = "cavium,ubnt_e300"; | |
| model = "cavium,ubnt_e300"; | |
| aliases { | |
| spi = "/soc@0/spi@1070000001000"; | |
| emmc = "/soc@0/mmc@1180000002000"; | |
| uart1 = "/soc@0/serial@1180000000c00"; | |
| uart0 = "/soc@0/serial@1180000000800"; | |
| twsi1 = "/soc@0/i2c@1180000001200"; | |
| twsi0 = "/soc@0/i2c@1180000001000"; | |
| smi0 = "/soc@0/mdio@1180000001800"; | |
| pip = "/soc@0/pip@11800a0000000"; | |
| }; | |
| gpio-leds { | |
| compatible = "gpio-leds"; | |
| d1 { | |
| default-state = "keep"; | |
| gpios = <0x2 0xb 0x0>; | |
| label = "Yellow"; | |
| }; | |
| }; | |
| soc@0 { | |
| ranges; | |
| #size-cells = <0x2>; | |
| #address-cells = <0x2>; | |
| compatible = "simple-bus"; | |
| dma-engine@1180000000108 { | |
| interrupts = <0x0 0x3f>; | |
| reg = <0x11800 0x108 0x0 0x8>; | |
| compatible = "cavium,octeon-5750-bootbus-dma"; | |
| }; | |
| dma-engine@1180000000100 { | |
| interrupts = <0x0 0x3f>; | |
| reg = <0x11800 0x100 0x0 0x8>; | |
| compatible = "cavium,octeon-5750-bootbus-dma"; | |
| }; | |
| ocla0@11800A8000000 { | |
| interrupts = <0x8 0x1 0x9 0x1 0xb 0x1>; | |
| interrupt-parent = <0xa>; | |
| reg = <0x11800 0xa8000000 0x0 0x500000>; | |
| compatible = "cavium,octeon-7130-ocla"; | |
| }; | |
| spi@1070000001000 { | |
| spi-max-frequency = <0x5f5e100>; | |
| #size-cells = <0x0>; | |
| #address-cells = <0x1>; | |
| interrupts = <0x0 0x3a>; | |
| reg = <0x10700 0x1000 0x0 0x100>; | |
| compatible = "cavium,octeon-3010-spi"; | |
| flash@0 { | |
| address-width = <0x18>; | |
| size = <0x200000>; | |
| pagesize = <0x10000>; | |
| #address-cells = <0x1>; | |
| #size-cells = <0x1>; | |
| mode = <0x0>; | |
| spi-max-frequency = <0x17d7840>; | |
| reg = <0x0>; | |
| compatible = "Macronix,mx25l6405d", "spi-flash"; | |
| partition@400000 { | |
| label = "eeprom"; | |
| reg = <0x400000 0x10000>; | |
| }; | |
| partition@300000 { | |
| read-only; | |
| label = "dummy"; | |
| reg = <0x300000 0x100000>; | |
| }; | |
| partition@0 { | |
| read-only; | |
| label = "boot0"; | |
| reg = <0x0 0x300000>; | |
| }; | |
| }; | |
| }; | |
| mmc@1180000002000 { | |
| interrupts = <0x1 0x13 0x0 0x3f>; | |
| #size-cells = <0x0>; | |
| #address-cells = <0x1>; | |
| reg = <0x11800 0x2000 0x0 0x100 0x11800 0x168 0x0 0x20>; | |
| compatible = "cavium,octeon-6130-mmc"; | |
| mmc-slot@0 { | |
| cavium,bus-max-width = <0x8>; | |
| bus-width = <0x8>; | |
| non-removable; | |
| spi-max-frequency = <0x18cba80>; | |
| voltage-ranges = <0xce4 0xce4>; | |
| reg = <0x0>; | |
| compatible = "cavium,octeon-6130-mmc-slot"; | |
| }; | |
| }; | |
| serial@1180000000c00 { | |
| interrupts = <0x0 0x23>; | |
| reg-shift = <0x3>; | |
| current-speed = <0x1c200>; | |
| clock-frequency = <0x17d78400>; | |
| reg = <0x11800 0xc00 0x0 0x400>; | |
| compatible = "cavium,octeon-3860-uart", "ns16550"; | |
| }; | |
| serial@1180000000800 { | |
| interrupts = <0x0 0x22>; | |
| reg-shift = <0x3>; | |
| current-speed = <0x1c200>; | |
| clock-frequency = <0x17d78400>; | |
| reg = <0x11800 0x800 0x0 0x400>; | |
| compatible = "cavium,octeon-3860-uart", "ns16550"; | |
| }; | |
| i2c@1180000001200 { | |
| clock-frequency = <0x186a0>; | |
| interrupts = <0x0 0x3b>; | |
| reg = <0x11800 0x1200 0x0 0x200>; | |
| compatible = "cavium,octeon-3860-twsi"; | |
| #size-cells = <0x0>; | |
| #address-cells = <0x1>; | |
| psu@40 { | |
| reg = <0x40>; | |
| compatible = "isl28022,isl28022"; | |
| }; | |
| sensor2@4c { | |
| reg = <0x4c>; | |
| compatible = "tmp421,tmp421"; | |
| #size-cells = <0x0>; | |
| #address-cells = <0x1>; | |
| }; | |
| sensor1@2e { | |
| reg = <0x2e>; | |
| compatible = "adt7475,adt7475"; | |
| #size-cells = <0x0>; | |
| #address-cells = <0x1>; | |
| }; | |
| }; | |
| i2c@1180000001000 { | |
| clock-frequency = <0x186a0>; | |
| interrupts = <0x0 0x2d>; | |
| reg = <0x11800 0x1000 0x0 0x200>; | |
| compatible = "cavium,octeon-3860-twsi"; | |
| #size-cells = <0x0>; | |
| #address-cells = <0x1>; | |
| sfp_eeprom@51 { | |
| label = "port1"; | |
| reg = <0x51>; | |
| compatible = "at,24c04"; | |
| }; | |
| sfp_eeprom@50 { | |
| label = "port0"; | |
| reg = <0x50>; | |
| compatible = "at,24c04"; | |
| }; | |
| }; | |
| uctl@1180069000000 { | |
| power = <0x2 0x2 0x1>; | |
| refclk-type-hs = "pll_ref_clk"; | |
| refclk-type-ss = "dlmc_ref_clk0"; | |
| refclk-frequency = <0x5f5e100>; | |
| #size-cells = <0x2>; | |
| #address-cells = <0x2>; | |
| ranges; | |
| reg = <0x11800 0x69000000 0x0 0x100>; | |
| compatible = "cavium,octeon-7130-usb-uctl"; | |
| xhci@1690000000000 { | |
| interrupts = <0x9 0x4>; | |
| interrupt-parent = <0x9>; | |
| reg = <0x16900 0x0 0x10 0x0>; | |
| compatible = "cavium,octeon-7130-xhci", "synopsys,dwc3"; | |
| }; | |
| }; | |
| uctl@1180068000000 { | |
| refclk-type-hs = "pll_ref_clk"; | |
| refclk-type-ss = "dlmc_ref_clk0"; | |
| refclk-frequency = <0x5f5e100>; | |
| #size-cells = <0x2>; | |
| #address-cells = <0x2>; | |
| ranges; | |
| reg = <0x11800 0x68000000 0x0 0x100>; | |
| compatible = "cavium,octeon-7130-usb-uctl"; | |
| xhci@1680000000000 { | |
| interrupts = <0x9 0x4>; | |
| interrupt-parent = <0x8>; | |
| reg = <0x16800 0x0 0x10 0x0>; | |
| compatible = "cavium,octeon-7130-xhci", "synopsys,dwc3"; | |
| }; | |
| }; | |
| uctl@118006c000000 { | |
| #size-cells = <0x2>; | |
| #address-cells = <0x2>; | |
| ranges; | |
| reg = <0x11800 0x6c000000 0x0 0x100>; | |
| compatible = "cavium,octeon-7130-sata-uctl"; | |
| }; | |
| pip@11800a0000000 { | |
| reg = <0x11800 0xa0000000 0x0 0x2000>; | |
| #size-cells = <0x0>; | |
| #address-cells = <0x1>; | |
| compatible = "cavium,octeon-3860-pip"; | |
| interface@1 { | |
| reg = <0x1>; | |
| #size-cells = <0x0>; | |
| #address-cells = <0x1>; | |
| compatible = "cavium,octeon-3860-pip-interface"; | |
| ethernet@3 { | |
| cavium,force_link_up,1000; | |
| local-mac-address = [18 e8 29 4e 20 73]; | |
| reg = <0x3>; | |
| compatible = "cavium,octeon-3860-pip-port"; | |
| }; | |
| ethernet@2 { | |
| cavium,force_link_up,1000; | |
| local-mac-address = [18 e8 29 4e 20 72]; | |
| reg = <0x2>; | |
| compatible = "cavium,octeon-3860-pip-port"; | |
| }; | |
| ethernet@1 { | |
| cavium,force_link_up,1000; | |
| local-mac-address = [18 e8 29 4e 20 71]; | |
| reg = <0x1>; | |
| compatible = "cavium,octeon-3860-pip-port"; | |
| }; | |
| ethernet@0 { | |
| cavium,force_link_up,1000; | |
| local-mac-address = [18 e8 29 4e 20 70]; | |
| reg = <0x0>; | |
| compatible = "cavium,octeon-3860-pip-port"; | |
| }; | |
| }; | |
| interface@0 { | |
| reg = <0x0>; | |
| #size-cells = <0x0>; | |
| #address-cells = <0x1>; | |
| compatible = "cavium,octeon-3860-pip-interface"; | |
| ethernet@3 { | |
| phy-handle = <0x6>; | |
| local-mac-address = [18 e8 29 4e 20 6f]; | |
| reg = <0x3>; | |
| compatible = "cavium,octeon-3860-pip-port"; | |
| }; | |
| ethernet@2 { | |
| phy-handle = <0x5>; | |
| local-mac-address = [18 e8 29 4e 20 6e]; | |
| reg = <0x2>; | |
| compatible = "cavium,octeon-3860-pip-port"; | |
| }; | |
| ethernet@1 { | |
| phy-handle = <0x4>; | |
| local-mac-address = [18 e8 29 4e 20 6d]; | |
| reg = <0x1>; | |
| compatible = "cavium,octeon-3860-pip-port"; | |
| }; | |
| ethernet@0 { | |
| phy-handle = <0x3>; | |
| local-mac-address = [18 e8 29 4e 20 6c]; | |
| reg = <0x0>; | |
| compatible = "cavium,octeon-3860-pip-port"; | |
| }; | |
| }; | |
| }; | |
| mdio@1180000001900 { | |
| reg = <0x11800 0x1900 0x0 0x40>; | |
| #size-cells = <0x0>; | |
| #address-cells = <0x1>; | |
| compatible = "cavium,octeon-3860-mdio"; | |
| }; | |
| mdio@1180000001800 { | |
| reg = <0x11800 0x1800 0x0 0x40>; | |
| #size-cells = <0x0>; | |
| #address-cells = <0x1>; | |
| compatible = "cavium,octeon-3860-mdio"; | |
| ethernet-phy@b { | |
| interrupts = <0x11 0x8>; | |
| interrupt-parent = <0x2>; | |
| reg = <0xb>; | |
| compatible = "vitesse,vsc8514", "ethernet-phy-ieee802.3-c22"; | |
| }; | |
| ethernet-phy@a { | |
| interrupts = <0x11 0x8>; | |
| interrupt-parent = <0x2>; | |
| reg = <0xa>; | |
| compatible = "vitesse,vsc8514", "ethernet-phy-ieee802.3-c22"; | |
| }; | |
| ethernet-phy@9 { | |
| interrupts = <0x11 0x8>; | |
| interrupt-parent = <0x2>; | |
| reg = <0x9>; | |
| compatible = "vitesse,vsc8514", "ethernet-phy-ieee802.3-c22"; | |
| }; | |
| ethernet-phy@8 { | |
| interrupts = <0x11 0x8>; | |
| interrupt-parent = <0x2>; | |
| reg = <0x8>; | |
| compatible = "vitesse,vsc8514", "ethernet-phy-ieee802.3-c22"; | |
| }; | |
| ethernet-phy@7 { | |
| phandle = <0x6>; | |
| linux,phandle = <0x6>; | |
| vitesse,reg-init = <0x1f 0x0 0x10 0xe 0xfdff 0x0 0x1f 0x0 0x2 0x11 0xc3ff 0x3c00 0x1f 0x0 0x3 0x10 0xff7f 0x80 0x1f 0x0 0x0>; | |
| interrupts = <0x11 0x8>; | |
| interrupt-parent = <0x2>; | |
| reg = <0x7>; | |
| compatible = "vitesse,vsc8504", "ethernet-phy-ieee802.3-c22"; | |
| }; | |
| ethernet-phy@6 { | |
| phandle = <0x5>; | |
| linux,phandle = <0x5>; | |
| vitesse,reg-init = <0x1f 0x0 0x10 0xe 0xfdff 0x0 0x1f 0x0 0x2 0x11 0xc3ff 0x3c00 0x1f 0x0 0x3 0x10 0xff7f 0x80 0x1f 0x0 0x0>; | |
| interrupts = <0x11 0x8>; | |
| interrupt-parent = <0x2>; | |
| reg = <0x6>; | |
| compatible = "vitesse,vsc8504", "ethernet-phy-ieee802.3-c22"; | |
| }; | |
| ethernet-phy@5 { | |
| phandle = <0x4>; | |
| linux,phandle = <0x4>; | |
| vitesse,reg-init = <0x1f 0x0 0x10 0xe 0xfdff 0x0 0x1f 0x0 0x2 0x11 0xc3ff 0x3c00 0x1f 0x0 0x3 0x10 0xff7f 0x80 0x1f 0x0 0x0 0x17 0xf8ff 0x200 0x0 0x7fff 0x8000>; | |
| optical-media-type = "1000bx"; | |
| interrupts = <0x11 0x8>; | |
| interrupt-parent = <0x2>; | |
| reg = <0x5>; | |
| compatible = "vitesse,vsc8504", "ethernet-phy-ieee802.3-c22"; | |
| }; | |
| ethernet-phy@4 { | |
| phandle = <0x3>; | |
| linux,phandle = <0x3>; | |
| vitesse,reg-init = <0x1f 0x0 0x10 0xe 0xfdff 0x0 0x1f 0x0 0x2 0x11 0xc3ff 0x3c00 0x1f 0x0 0x3 0x10 0xff7f 0x80 0x1f 0x0 0x0 0x17 0xf8ff 0x200 0x0 0x7fff 0x8000>; | |
| optical-media-type = "1000bx"; | |
| interrupts = <0x11 0x8>; | |
| interrupt-parent = <0x2>; | |
| reg = <0x4>; | |
| compatible = "vitesse,vsc8504", "ethernet-phy-ieee802.3-c22"; | |
| }; | |
| ethernet-phy@3 { | |
| compatible = "atheros,ar8033", "ethernet-phy-ieee802.3-c22"; | |
| reg = <0x3>; | |
| cavium,qlm-trim = "6,sgmii"; | |
| }; | |
| ethernet-phy@2 { | |
| compatible = "atheros,ar8033", "ethernet-phy-ieee802.3-c22"; | |
| reg = <0x2>; | |
| cavium,qlm-trim = "6,sgmii"; | |
| }; | |
| ethernet-phy@1 { | |
| compatible = "atheros,ar8033", "ethernet-phy-ieee802.3-c22"; | |
| reg = <0x1>; | |
| cavium,qlm-trim = "6,sgmii"; | |
| }; | |
| ethernet-phy@0 { | |
| compatible = "atheros,ar8033", "ethernet-phy-ieee802.3-c22"; | |
| reg = <0x0>; | |
| cavium,qlm-trim = "6,sgmii"; | |
| }; | |
| }; | |
| gpio-controller@1070000000800 { | |
| phandle = <0x2>; | |
| linux,phandle = <0x2>; | |
| interrupts = <0x0 0x10 0x0 0x11 0x0 0x12 0x0 0x13 0x0 0x14 0x0 0x15 0x0 0x16 0x0 0x17 0x0 0x18 0x0 0x19 0x0 0x1a 0x0 0x1b 0x0 0x1c 0x0 0x1d 0x0 0x1e 0x0 0x1f>; | |
| #interrupt-cells = <0x2>; | |
| interrupt-controller; | |
| gpio-controller; | |
| reg = <0x10700 0x800 0x0 0x100>; | |
| compatible = "cavium,octeon-3860-gpio"; | |
| #gpio-cells = <0x2>; | |
| }; | |
| interrupt-controller@107000000e900 { | |
| phandle = <0x9>; | |
| linux,phandle = <0x9>; | |
| #interrupt-cells = <0x2>; | |
| interrupts = <0x1 0x11>; | |
| interrupt-parent = <0x1>; | |
| interrupt-controller; | |
| cavium,max-bits = <0xb>; | |
| reg = <0x10700 0xe900 0x0 0x8 0x10700 0xeb00 0x0 0x8>; | |
| compatible = "cavium,octeon-7130-cib"; | |
| }; | |
| interrupt-controller@107000000e800 { | |
| phandle = <0x8>; | |
| linux,phandle = <0x8>; | |
| #interrupt-cells = <0x2>; | |
| interrupts = <0x1 0x21>; | |
| interrupt-parent = <0x1>; | |
| interrupt-controller; | |
| cavium,max-bits = <0xb>; | |
| reg = <0x10700 0xe800 0x0 0x8 0x10700 0xea00 0x0 0x8>; | |
| compatible = "cavium,octeon-7130-cib"; | |
| }; | |
| interrupt-controller@107000000e600 { | |
| phandle = <0x7>; | |
| linux,phandle = <0x7>; | |
| #interrupt-cells = <0x2>; | |
| interrupts = <0x2 0x10>; | |
| interrupt-parent = <0x1>; | |
| interrupt-controller; | |
| cavium,max-bits = <0x4>; | |
| reg = <0x10700 0xe600 0x0 0x8 0x10700 0xe700 0x0 0x8>; | |
| compatible = "cavium,octeon-7130-cib"; | |
| }; | |
| interrupt-controller@107000000ec00 { | |
| phandle = <0xa>; | |
| linux,phandle = <0xa>; | |
| #interrupt-cells = <0x2>; | |
| interrupts = <0x2 0x11>; | |
| interrupt-parent = <0x1>; | |
| interrupt-controller; | |
| cavium,max-bits = <0xf>; | |
| reg = <0x10700 0xec00 0x0 0x8 0x10700 0xee00 0x0 0x8>; | |
| compatible = "cavium,octeon-7130-cib"; | |
| }; | |
| interrupt-controller@107000000e400 { | |
| #interrupt-cells = <0x2>; | |
| interrupts = <0x1 0x3f>; | |
| interrupt-parent = <0x1>; | |
| interrupt-controller; | |
| cavium,max-bits = <0x6>; | |
| reg = <0x10700 0xe400 0x0 0x8 0x10700 0xe500 0x0 0x8>; | |
| compatible = "cavium,octeon-7130-cib"; | |
| }; | |
| interrupt-controller@107000000e200 { | |
| #interrupt-cells = <0x2>; | |
| interrupts = <0x1 0x34>; | |
| interrupt-parent = <0x1>; | |
| interrupt-controller; | |
| cavium,max-bits = <0xc>; | |
| reg = <0x10700 0xe200 0x0 0x8 0x10700 0xe300 0x0 0x8>; | |
| compatible = "cavium,octeon-7130-cib"; | |
| }; | |
| interrupt-controller@107000000e000 { | |
| #interrupt-cells = <0x2>; | |
| interrupts = <0x1 0x18>; | |
| interrupt-parent = <0x1>; | |
| interrupt-controller; | |
| cavium,max-bits = <0x17>; | |
| reg = <0x10700 0xe000 0x0 0x8 0x10700 0xe100 0x0 0x8>; | |
| compatible = "cavium,octeon-7130-cib"; | |
| }; | |
| interrupt-controller@1070000000000 { | |
| phandle = <0x1>; | |
| linux,phandle = <0x1>; | |
| reg = <0x10700 0x0 0x0 0x7000>; | |
| #interrupt-cells = <0x2>; | |
| interrupt-controller; | |
| compatible = "cavium,octeon-3860-ciu"; | |
| }; | |
| bootbus@1180000000000 { | |
| ranges = <0x0 0x0 0x10000 0x10000000 0x0 0x1 0x0 0x10000 0x20000000 0x0 0x2 0x0 0x10000 0x30000000 0x0 0x3 0x0 0x10000 0x40000000 0x0 0x4 0x0 0x10000 0x50000000 0x0 0x5 0x0 0x10000 0x60000000 0x0 0x6 0x0 0x10000 0x70000000 0x0 0x7 0x0 0x10000 0x80000000 0x0>; | |
| #size-cells = <0x1>; | |
| #address-cells = <0x2>; | |
| reg = <0x11800 0x0 0x0 0x200>; | |
| compatible = "cavium,octeon-3860-bootbus"; | |
| }; | |
| }; | |
| memory { | |
| device_type = "memory"; | |
| reg = <0x0 0x0 0x0 0x10000000 0x0 0x20000000 0x0 0x30000000>; | |
| }; | |
| }; |
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
| root@OpenWrt:/# dtc -I fs -O dts /sys/firmware/devicetree/base | |
| <stdout>: Warning (unit_address_vs_reg): /soc@0: node has a unit name, but no reg property | |
| <stdout>: Warning (unit_address_vs_reg): /memory: node has a reg or ranges property, but no unit name | |
| <stdout>: Warning (simple_bus_reg): /soc@0/ocla0@11800A8000000: simple-bus unit address format error, expected "11800a8000000" | |
| <stdout>: Warning (spi_bus_bridge): /soc@0/mmc@1180000002000: node name for SPI buses should be 'spi' | |
| <stdout>: Warning (spi_bus_reg): Failed prerequisite 'spi_bus_bridge' | |
| <stdout>: Warning (gpios_property): /gpio-leds/d1:gpios: cell 0 is not a phandle reference | |
| /dts-v1/; | |
| / { | |
| #address-cells = <0x02>; | |
| model = "cavium,ubnt_e300"; | |
| #size-cells = <0x02>; | |
| interrupt-parent = <0x01>; | |
| compatible = "cavium,ubnt_e300"; | |
| soc@0 { | |
| #address-cells = <0x02>; | |
| #size-cells = <0x02>; | |
| compatible = "simple-bus"; | |
| ranges; | |
| dma-engine@1180000000108 { | |
| interrupts = <0x00 0x3f>; | |
| compatible = "cavium,octeon-5750-bootbus-dma"; | |
| reg = <0x11800 0x108 0x00 0x08>; | |
| }; | |
| mdio@1180000001800 { | |
| #address-cells = <0x01>; | |
| #size-cells = <0x00>; | |
| compatible = "cavium,octeon-3860-mdio"; | |
| reg = <0x11800 0x1800 0x00 0x40>; | |
| ethernet-phy@5 { | |
| vitesse,reg-init = <0x1f 0x00 0x10 0x0e 0xfdff 0x00 0x1f 0x00 0x02 0x11 0xc3ff 0x3c00 0x1f 0x00 0x03 0x10 0xff7f 0x80 0x1f 0x00 0x00 0x17 0xf8ff 0x200 0x00 0x7fff 0x8000>; | |
| interrupts = <0x11 0x08>; | |
| interrupt-parent = <0x02>; | |
| compatible = "vitesse,vsc8504\0ethernet-phy-ieee802.3-c22"; | |
| reg = <0x05>; | |
| phandle = <0x04>; | |
| linux,phandle = <0x04>; | |
| optical-media-type = "1000bx"; | |
| }; | |
| ethernet-phy@3 { | |
| compatible = "atheros,ar8033\0ethernet-phy-ieee802.3-c22"; | |
| reg = <0x03>; | |
| cavium,qlm-trim = "6,sgmii"; | |
| }; | |
| ethernet-phy@a { | |
| interrupts = <0x11 0x08>; | |
| interrupt-parent = <0x02>; | |
| compatible = "vitesse,vsc8514\0ethernet-phy-ieee802.3-c22"; | |
| reg = <0x0a>; | |
| }; | |
| ethernet-phy@1 { | |
| compatible = "atheros,ar8033\0ethernet-phy-ieee802.3-c22"; | |
| reg = <0x01>; | |
| cavium,qlm-trim = "6,sgmii"; | |
| }; | |
| ethernet-phy@8 { | |
| interrupts = <0x11 0x08>; | |
| interrupt-parent = <0x02>; | |
| compatible = "vitesse,vsc8514\0ethernet-phy-ieee802.3-c22"; | |
| reg = <0x08>; | |
| }; | |
| ethernet-phy@6 { | |
| vitesse,reg-init = <0x1f 0x00 0x10 0x0e 0xfdff 0x00 0x1f 0x00 0x02 0x11 0xc3ff 0x3c00 0x1f 0x00 0x03 0x10 0xff7f 0x80 0x1f 0x00 0x00>; | |
| interrupts = <0x11 0x08>; | |
| interrupt-parent = <0x02>; | |
| compatible = "vitesse,vsc8504\0ethernet-phy-ieee802.3-c22"; | |
| reg = <0x06>; | |
| phandle = <0x05>; | |
| linux,phandle = <0x05>; | |
| }; | |
| ethernet-phy@4 { | |
| vitesse,reg-init = <0x1f 0x00 0x10 0x0e 0xfdff 0x00 0x1f 0x00 0x02 0x11 0xc3ff 0x3c00 0x1f 0x00 0x03 0x10 0xff7f 0x80 0x1f 0x00 0x00 0x17 0xf8ff 0x200 0x00 0x7fff 0x8000>; | |
| interrupts = <0x11 0x08>; | |
| interrupt-parent = <0x02>; | |
| compatible = "vitesse,vsc8504\0ethernet-phy-ieee802.3-c22"; | |
| reg = <0x04>; | |
| phandle = <0x03>; | |
| linux,phandle = <0x03>; | |
| optical-media-type = "1000bx"; | |
| }; | |
| ethernet-phy@b { | |
| interrupts = <0x11 0x08>; | |
| interrupt-parent = <0x02>; | |
| compatible = "vitesse,vsc8514\0ethernet-phy-ieee802.3-c22"; | |
| reg = <0x0b>; | |
| }; | |
| ethernet-phy@2 { | |
| compatible = "atheros,ar8033\0ethernet-phy-ieee802.3-c22"; | |
| reg = <0x02>; | |
| cavium,qlm-trim = "6,sgmii"; | |
| }; | |
| ethernet-phy@0 { | |
| compatible = "atheros,ar8033\0ethernet-phy-ieee802.3-c22"; | |
| reg = <0x00>; | |
| cavium,qlm-trim = "6,sgmii"; | |
| }; | |
| ethernet-phy@9 { | |
| interrupts = <0x11 0x08>; | |
| interrupt-parent = <0x02>; | |
| compatible = "vitesse,vsc8514\0ethernet-phy-ieee802.3-c22"; | |
| reg = <0x09>; | |
| }; | |
| ethernet-phy@7 { | |
| vitesse,reg-init = <0x1f 0x00 0x10 0x0e 0xfdff 0x00 0x1f 0x00 0x02 0x11 0xc3ff 0x3c00 0x1f 0x00 0x03 0x10 0xff7f 0x80 0x1f 0x00 0x00>; | |
| interrupts = <0x11 0x08>; | |
| interrupt-parent = <0x02>; | |
| compatible = "vitesse,vsc8504\0ethernet-phy-ieee802.3-c22"; | |
| reg = <0x07>; | |
| phandle = <0x06>; | |
| linux,phandle = <0x06>; | |
| }; | |
| }; | |
| uctl@1180069000000 { | |
| #address-cells = <0x02>; | |
| refclk-frequency = <0x5f5e100>; | |
| power = <0x02 0x02 0x01>; | |
| #size-cells = <0x02>; | |
| compatible = "cavium,octeon-7130-usb-uctl"; | |
| ranges; | |
| reg = <0x11800 0x69000000 0x00 0x100>; | |
| refclk-type-hs = "pll_ref_clk"; | |
| refclk-type-ss = "dlmc_ref_clk0"; | |
| xhci@1690000000000 { | |
| interrupts = <0x09 0x04>; | |
| interrupt-parent = <0x09>; | |
| compatible = "cavium,octeon-7130-xhci\0synopsys,dwc3"; | |
| reg = <0x16900 0x00 0x10 0x00>; | |
| }; | |
| }; | |
| serial@1180000000c00 { | |
| interrupts = <0x00 0x23>; | |
| clock-frequency = <0x17d78400>; | |
| current-speed = <0x1c200>; | |
| compatible = "cavium,octeon-3860-uart\0ns16550"; | |
| reg = <0x11800 0xc00 0x00 0x400>; | |
| reg-shift = <0x03>; | |
| }; | |
| mmc@1180000002000 { | |
| #address-cells = <0x01>; | |
| interrupts = <0x01 0x13 0x00 0x3f>; | |
| #size-cells = <0x00>; | |
| compatible = "cavium,octeon-6130-mmc"; | |
| reg = <0x11800 0x2000 0x00 0x100 0x11800 0x168 0x00 0x20>; | |
| mmc-slot@0 { | |
| bus-width = <0x08>; | |
| non-removable; | |
| spi-max-frequency = <0x18cba80>; | |
| voltage-ranges = <0xce4 0xce4>; | |
| compatible = "cavium,octeon-6130-mmc-slot"; | |
| cavium,bus-max-width = <0x08>; | |
| reg = <0x00>; | |
| }; | |
| }; | |
| interrupt-controller@107000000e600 { | |
| cavium,max-bits = <0x04>; | |
| interrupts = <0x02 0x10>; | |
| interrupt-parent = <0x01>; | |
| compatible = "cavium,octeon-7130-cib"; | |
| #interrupt-cells = <0x02>; | |
| reg = <0x10700 0xe600 0x00 0x08 0x10700 0xe700 0x00 0x08>; | |
| phandle = <0x07>; | |
| linux,phandle = <0x07>; | |
| interrupt-controller; | |
| }; | |
| i2c@1180000001000 { | |
| #address-cells = <0x01>; | |
| interrupts = <0x00 0x2d>; | |
| #size-cells = <0x00>; | |
| clock-frequency = <0x186a0>; | |
| compatible = "cavium,octeon-3860-twsi"; | |
| reg = <0x11800 0x1000 0x00 0x200>; | |
| sfp_eeprom@50 { | |
| label = "port0"; | |
| compatible = "at,24c04"; | |
| reg = <0x50>; | |
| }; | |
| sfp_eeprom@51 { | |
| label = "port1"; | |
| compatible = "at,24c04"; | |
| reg = <0x51>; | |
| }; | |
| }; | |
| interrupt-controller@107000000e900 { | |
| cavium,max-bits = <0x0b>; | |
| interrupts = <0x01 0x11>; | |
| interrupt-parent = <0x01>; | |
| compatible = "cavium,octeon-7130-cib"; | |
| #interrupt-cells = <0x02>; | |
| reg = <0x10700 0xe900 0x00 0x08 0x10700 0xeb00 0x00 0x08>; | |
| phandle = <0x09>; | |
| linux,phandle = <0x09>; | |
| interrupt-controller; | |
| }; | |
| ocla0@11800A8000000 { | |
| interrupts = <0x08 0x01 0x09 0x01 0x0b 0x01>; | |
| interrupt-parent = <0x0a>; | |
| compatible = "cavium,octeon-7130-ocla"; | |
| reg = <0x11800 0xa8000000 0x00 0x500000>; | |
| }; | |
| interrupt-controller@107000000e200 { | |
| cavium,max-bits = <0x0c>; | |
| interrupts = <0x01 0x34>; | |
| interrupt-parent = <0x01>; | |
| compatible = "cavium,octeon-7130-cib"; | |
| #interrupt-cells = <0x02>; | |
| reg = <0x10700 0xe200 0x00 0x08 0x10700 0xe300 0x00 0x08>; | |
| interrupt-controller; | |
| }; | |
| bootbus@1180000000000 { | |
| #address-cells = <0x02>; | |
| #size-cells = <0x01>; | |
| compatible = "cavium,octeon-3860-bootbus"; | |
| ranges = <0x00 0x00 0x10000 0x10000000 0x00 0x01 0x00 0x10000 0x20000000 0x00 0x02 0x00 0x10000 0x30000000 0x00 0x03 0x00 0x10000 0x40000000 0x00 0x04 0x00 0x10000 0x50000000 0x00 0x05 0x00 0x10000 0x60000000 0x00 0x06 0x00 0x10000 0x70000000 0x00 0x07 0x00 0x10000 0x80000000 0x00>; | |
| reg = <0x11800 0x00 0x00 0x200>; | |
| }; | |
| dma-engine@1180000000100 { | |
| interrupts = <0x00 0x3f>; | |
| compatible = "cavium,octeon-5750-bootbus-dma"; | |
| reg = <0x11800 0x100 0x00 0x08>; | |
| }; | |
| interrupt-controller@107000000e800 { | |
| cavium,max-bits = <0x0b>; | |
| interrupts = <0x01 0x21>; | |
| interrupt-parent = <0x01>; | |
| compatible = "cavium,octeon-7130-cib"; | |
| #interrupt-cells = <0x02>; | |
| reg = <0x10700 0xe800 0x00 0x08 0x10700 0xea00 0x00 0x08>; | |
| phandle = <0x08>; | |
| linux,phandle = <0x08>; | |
| interrupt-controller; | |
| }; | |
| i2c@1180000001200 { | |
| #address-cells = <0x01>; | |
| interrupts = <0x00 0x3b>; | |
| #size-cells = <0x00>; | |
| clock-frequency = <0x186a0>; | |
| compatible = "cavium,octeon-3860-twsi"; | |
| reg = <0x11800 0x1200 0x00 0x200>; | |
| sensor2@4c { | |
| #address-cells = <0x01>; | |
| #size-cells = <0x00>; | |
| compatible = "tmp421,tmp421"; | |
| reg = <0x4c>; | |
| }; | |
| psu@40 { | |
| compatible = "isl28022,isl28022"; | |
| reg = <0x40>; | |
| }; | |
| sensor1@2e { | |
| #address-cells = <0x01>; | |
| #size-cells = <0x00>; | |
| compatible = "adt7475,adt7475"; | |
| reg = <0x2e>; | |
| }; | |
| }; | |
| uctl@118006c000000 { | |
| #address-cells = <0x02>; | |
| #size-cells = <0x02>; | |
| compatible = "cavium,octeon-7130-sata-uctl"; | |
| ranges; | |
| reg = <0x11800 0x6c000000 0x00 0x100>; | |
| }; | |
| mdio@1180000001900 { | |
| #address-cells = <0x01>; | |
| #size-cells = <0x00>; | |
| compatible = "cavium,octeon-3860-mdio"; | |
| reg = <0x11800 0x1900 0x00 0x40>; | |
| }; | |
| interrupt-controller@107000000e400 { | |
| cavium,max-bits = <0x06>; | |
| interrupts = <0x01 0x3f>; | |
| interrupt-parent = <0x01>; | |
| compatible = "cavium,octeon-7130-cib"; | |
| #interrupt-cells = <0x02>; | |
| reg = <0x10700 0xe400 0x00 0x08 0x10700 0xe500 0x00 0x08>; | |
| interrupt-controller; | |
| }; | |
| serial@1180000000800 { | |
| interrupts = <0x00 0x22>; | |
| clock-frequency = <0x17d78400>; | |
| current-speed = <0x1c200>; | |
| compatible = "cavium,octeon-3860-uart\0ns16550"; | |
| reg = <0x11800 0x800 0x00 0x400>; | |
| reg-shift = <0x03>; | |
| }; | |
| interrupt-controller@1070000000000 { | |
| compatible = "cavium,octeon-3860-ciu"; | |
| #interrupt-cells = <0x02>; | |
| reg = <0x10700 0x00 0x00 0x7000>; | |
| phandle = <0x01>; | |
| linux,phandle = <0x01>; | |
| interrupt-controller; | |
| }; | |
| uctl@1180068000000 { | |
| #address-cells = <0x02>; | |
| refclk-frequency = <0x5f5e100>; | |
| #size-cells = <0x02>; | |
| compatible = "cavium,octeon-7130-usb-uctl"; | |
| ranges; | |
| reg = <0x11800 0x68000000 0x00 0x100>; | |
| refclk-type-hs = "pll_ref_clk"; | |
| refclk-type-ss = "dlmc_ref_clk0"; | |
| xhci@1680000000000 { | |
| interrupts = <0x09 0x04>; | |
| interrupt-parent = <0x08>; | |
| compatible = "cavium,octeon-7130-xhci\0synopsys,dwc3"; | |
| reg = <0x16800 0x00 0x10 0x00>; | |
| }; | |
| }; | |
| interrupt-controller@107000000ec00 { | |
| cavium,max-bits = <0x0f>; | |
| interrupts = <0x02 0x11>; | |
| interrupt-parent = <0x01>; | |
| compatible = "cavium,octeon-7130-cib"; | |
| #interrupt-cells = <0x02>; | |
| reg = <0x10700 0xec00 0x00 0x08 0x10700 0xee00 0x00 0x08>; | |
| phandle = <0x0a>; | |
| linux,phandle = <0x0a>; | |
| interrupt-controller; | |
| }; | |
| pip@11800a0000000 { | |
| #address-cells = <0x01>; | |
| #size-cells = <0x00>; | |
| compatible = "cavium,octeon-3860-pip"; | |
| reg = <0x11800 0xa0000000 0x00 0x2000>; | |
| interface@1 { | |
| #address-cells = <0x01>; | |
| #size-cells = <0x00>; | |
| compatible = "cavium,octeon-3860-pip-interface"; | |
| reg = <0x01>; | |
| ethernet@3 { | |
| local-mac-address = [18 e8 29 4e 20 73]; | |
| compatible = "cavium,octeon-3860-pip-port"; | |
| reg = <0x03>; | |
| cavium,force_link_up,1000; | |
| }; | |
| ethernet@1 { | |
| local-mac-address = [18 e8 29 4e 20 71]; | |
| compatible = "cavium,octeon-3860-pip-port"; | |
| reg = <0x01>; | |
| cavium,force_link_up,1000; | |
| }; | |
| ethernet@2 { | |
| local-mac-address = [18 e8 29 4e 20 72]; | |
| compatible = "cavium,octeon-3860-pip-port"; | |
| reg = <0x02>; | |
| cavium,force_link_up,1000; | |
| }; | |
| ethernet@0 { | |
| local-mac-address = [18 e8 29 4e 20 70]; | |
| compatible = "cavium,octeon-3860-pip-port"; | |
| reg = <0x00>; | |
| cavium,force_link_up,1000; | |
| }; | |
| }; | |
| interface@0 { | |
| #address-cells = <0x01>; | |
| #size-cells = <0x00>; | |
| compatible = "cavium,octeon-3860-pip-interface"; | |
| reg = <0x00>; | |
| ethernet@3 { | |
| local-mac-address = [18 e8 29 4e 20 6f]; | |
| compatible = "cavium,octeon-3860-pip-port"; | |
| reg = <0x03>; | |
| phy-handle = <0x06>; | |
| }; | |
| ethernet@1 { | |
| local-mac-address = [18 e8 29 4e 20 6d]; | |
| compatible = "cavium,octeon-3860-pip-port"; | |
| reg = <0x01>; | |
| phy-handle = <0x04>; | |
| }; | |
| ethernet@2 { | |
| local-mac-address = [18 e8 29 4e 20 6e]; | |
| compatible = "cavium,octeon-3860-pip-port"; | |
| reg = <0x02>; | |
| phy-handle = <0x05>; | |
| }; | |
| ethernet@0 { | |
| local-mac-address = [18 e8 29 4e 20 6c]; | |
| compatible = "cavium,octeon-3860-pip-port"; | |
| reg = <0x00>; | |
| phy-handle = <0x03>; | |
| }; | |
| }; | |
| }; | |
| gpio-controller@1070000000800 { | |
| gpio-controller; | |
| interrupts = <0x00 0x10 0x00 0x11 0x00 0x12 0x00 0x13 0x00 0x14 0x00 0x15 0x00 0x16 0x00 0x17 0x00 0x18 0x00 0x19 0x00 0x1a 0x00 0x1b 0x00 0x1c 0x00 0x1d 0x00 0x1e 0x00 0x1f>; | |
| compatible = "cavium,octeon-3860-gpio"; | |
| #interrupt-cells = <0x02>; | |
| reg = <0x10700 0x800 0x00 0x100>; | |
| phandle = <0x02>; | |
| #gpio-cells = <0x02>; | |
| linux,phandle = <0x02>; | |
| interrupt-controller; | |
| }; | |
| spi@1070000001000 { | |
| #address-cells = <0x01>; | |
| interrupts = <0x00 0x3a>; | |
| #size-cells = <0x00>; | |
| spi-max-frequency = <0x5f5e100>; | |
| compatible = "cavium,octeon-3010-spi"; | |
| reg = <0x10700 0x1000 0x00 0x100>; | |
| flash@0 { | |
| address-width = <0x18>; | |
| #address-cells = <0x01>; | |
| mode = <0x00>; | |
| #size-cells = <0x01>; | |
| spi-max-frequency = <0x17d7840>; | |
| compatible = "Macronix,mx25l6405d\0spi-flash"; | |
| size = <0x200000>; | |
| pagesize = <0x10000>; | |
| reg = <0x00>; | |
| partition@300000 { | |
| read-only; | |
| label = "dummy"; | |
| reg = <0x300000 0x100000>; | |
| }; | |
| partition@0 { | |
| read-only; | |
| label = "boot0"; | |
| reg = <0x00 0x300000>; | |
| }; | |
| partition@400000 { | |
| label = "eeprom"; | |
| reg = <0x400000 0x10000>; | |
| }; | |
| }; | |
| }; | |
| interrupt-controller@107000000e000 { | |
| cavium,max-bits = <0x17>; | |
| interrupts = <0x01 0x18>; | |
| interrupt-parent = <0x01>; | |
| compatible = "cavium,octeon-7130-cib"; | |
| #interrupt-cells = <0x02>; | |
| reg = <0x10700 0xe000 0x00 0x08 0x10700 0xe100 0x00 0x08>; | |
| interrupt-controller; | |
| }; | |
| }; | |
| gpio-leds { | |
| compatible = "gpio-leds"; | |
| d1 { | |
| label = "Yellow"; | |
| default-state = "keep"; | |
| gpios = <0x02 0x0b 0x00>; | |
| }; | |
| }; | |
| aliases { | |
| smi0 = "/soc@0/mdio@1180000001800"; | |
| uart0 = "/soc@0/serial@1180000000800"; | |
| twsi1 = "/soc@0/i2c@1180000001200"; | |
| emmc = "/soc@0/mmc@1180000002000"; | |
| spi = "/soc@0/spi@1070000001000"; | |
| pip = "/soc@0/pip@11800a0000000"; | |
| uart1 = "/soc@0/serial@1180000000c00"; | |
| twsi0 = "/soc@0/i2c@1180000001000"; | |
| }; | |
| memory { | |
| device_type = "memory"; | |
| reg = <0x00 0x00 0x00 0x10000000 0x00 0x20000000 0x00 0x30000000>; | |
| }; | |
| }; |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment