Created
March 29, 2019 23:15
-
-
Save lemmy/3e1c7226e9aa342bc04df6888b46a686 to your computer and use it in GitHub Desktop.
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
^State (\d*): <(?<event>.*)>\n\/\\ expected = (?<expected>.*)\n\/\\ tail = (?<tail>.*)\n\/\\ a3Clock = (?<clock>.*)\n\/\\ pc = (?<pc>.*)\n\/\\ a1Host = (?<host>.*)\n\/\\ disk = (?<disk>.*)\n\/\\ history = (?<history>.*)\n\/\\ result = (?<result>.*)\n\/\\ a1Timestamp = (?<timestamp>.*)\n\/\\ head = (?<head>.*) | |
State 2: <next_1553899086803916000 line 105, col 3 to line 164, col 2 of module TE> | |
/\ expected = (w1 :> 0 @@ w2 :> 0 @@ w3 :> 0) | |
/\ tail = 0 | |
/\ a3Clock = {"w1":1, "w2":0,"w3":0} | |
/\ pc = (w1 :> "casA" @@ w2 :> "deq" @@ w3 :> "deq") | |
/\ a1Host = w1 | |
/\ disk = <<1, 2>> | |
/\ history = <<>> | |
/\ result = (w1 :> FALSE @@ w2 :> FALSE @@ w3 :> FALSE) | |
/\ a1Timestamp = 2000 | |
/\ head = 2 | |
State 3: <next_1553899086803916000 line 166, col 3 to line 225, col 2 of module TE> | |
/\ expected = (w1 :> 1 @@ w2 :> 0 @@ w3 :> 0) | |
/\ tail = 1 | |
/\ a3Clock = {"w1":2, "w2":0,"w3":0} | |
/\ pc = (w1 :> "wt" @@ w2 :> "deq" @@ w3 :> "deq") | |
/\ a1Host = w1 | |
/\ disk = <<1, 2>> | |
/\ history = <<>> | |
/\ result = (w1 :> TRUE @@ w2 :> FALSE @@ w3 :> FALSE) | |
/\ a1Timestamp = 3000 | |
/\ head = 2 | |
State 4: <next_1553899086803916000 line 227, col 3 to line 286, col 2 of module TE> | |
/\ expected = (w1 :> 1 @@ w2 :> 0 @@ w3 :> 0) | |
/\ tail = 1 | |
/\ a3Clock = {"w1":3, "w2":0,"w3":0} | |
/\ pc = (w1 :> "rd" @@ w2 :> "deq" @@ w3 :> "deq") | |
/\ a1Host = w1 | |
/\ disk = <<1, 2>> | |
/\ history = <<>> | |
/\ result = (w1 :> TRUE @@ w2 :> FALSE @@ w3 :> FALSE) | |
/\ a1Timestamp = 4000 | |
/\ head = 2 | |
State 5: <next_1553899086803916000 line 288, col 3 to line 347, col 2 of module TE> | |
/\ expected = (w1 :> 1 @@ w2 :> 0 @@ w3 :> 1) | |
/\ tail = 1 | |
/\ a3Clock = {"w1":3, "w2":0,"w3":1} | |
/\ pc = (w1 :> "rd" @@ w2 :> "deq" @@ w3 :> "casA") | |
/\ a1Host = w3 | |
/\ disk = <<1, 2>> | |
/\ history = <<>> | |
/\ result = (w1 :> TRUE @@ w2 :> FALSE @@ w3 :> FALSE) | |
/\ a1Timestamp = 5000 | |
/\ head = 2 | |
State 6: <next_1553899086803916000 line 349, col 3 to line 408, col 2 of module TE> | |
/\ expected = (w1 :> 1 @@ w2 :> 0 @@ w3 :> 2) | |
/\ tail = 2 | |
/\ a3Clock = {"w1":3, "w2":0,"w3":2} | |
/\ pc = (w1 :> "rd" @@ w2 :> "deq" @@ w3 :> "wt") | |
/\ a1Host = w3 | |
/\ disk = <<1, 2>> | |
/\ history = <<>> | |
/\ result = (w1 :> TRUE @@ w2 :> FALSE @@ w3 :> TRUE) | |
/\ a1Timestamp = 6000 | |
/\ head = 2 | |
State 7: <next_1553899086803916000 line 410, col 3 to line 469, col 2 of module TE> | |
/\ expected = (w1 :> 1 @@ w2 :> 0 @@ w3 :> 2) | |
/\ tail = 2 | |
/\ a3Clock = {"w1":3, "w2":0,"w3":3} | |
/\ pc = (w1 :> "rd" @@ w2 :> "deq" @@ w3 :> "rd") | |
/\ a1Host = w3 | |
/\ disk = <<1, 2>> | |
/\ history = <<>> | |
/\ result = (w1 :> TRUE @@ w2 :> FALSE @@ w3 :> TRUE) | |
/\ a1Timestamp = 7000 | |
/\ head = 2 | |
State 8: <next_1553899086803916000 line 471, col 3 to line 530, col 2 of module TE> | |
/\ expected = (w1 :> 1 @@ w2 :> 0 @@ w3 :> 2) | |
/\ tail = 2 | |
/\ a3Clock = {"w1":3, "w2":0,"w3":4} | |
/\ pc = (w1 :> "rd" @@ w2 :> "deq" @@ w3 :> "exp") | |
/\ a1Host = w3 | |
/\ disk = <<1>> | |
/\ history = <<>> | |
/\ result = (w1 :> TRUE @@ w2 :> FALSE @@ w3 :> TRUE) | |
/\ a1Timestamp = 8000 | |
/\ head = 2 | |
State 9: <next_1553899086803916000 line 532, col 3 to line 591, col 2 of module TE> | |
/\ expected = (w1 :> 1 @@ w2 :> 0 @@ w3 :> 2) | |
/\ tail = 2 | |
/\ a3Clock = {"w1":4, "w2":0,"w3":4} | |
/\ pc = (w1 :> "exp" @@ w2 :> "deq" @@ w3 :> "exp") | |
/\ a1Host = w1 | |
/\ disk = <<>> | |
/\ history = <<>> | |
/\ result = (w1 :> TRUE @@ w2 :> FALSE @@ w3 :> TRUE) | |
/\ a1Timestamp = 9000 | |
/\ head = 2 | |
State 10: <next_1553899086803916000 line 593, col 3 to line 652, col 2 of module TE> | |
/\ expected = (w1 :> 1 @@ w2 :> 0 @@ w3 :> 2) | |
/\ tail = 2 | |
/\ a3Clock = {"w1":5, "w2":0,"w3":4} | |
/\ pc = (w1 :> "deq" @@ w2 :> "deq" @@ w3 :> "exp") | |
/\ a1Host = w1 | |
/\ disk = <<>> | |
/\ history = <<1>> | |
/\ result = (w1 :> TRUE @@ w2 :> FALSE @@ w3 :> TRUE) | |
/\ a1Timestamp = 10000 | |
/\ head = 2 | |
State 11: <next_1553899086803916000 line 654, col 3 to line 713, col 2 of module TE> | |
/\ expected = (w1 :> 2 @@ w2 :> 0 @@ w3 :> 2) | |
/\ tail = 2 | |
/\ a3Clock = {"w1":6, "w2":0,"w3":4} | |
/\ pc = (w1 :> "casA" @@ w2 :> "deq" @@ w3 :> "exp") | |
/\ a1Host = w1 | |
/\ disk = <<>> | |
/\ history = <<1>> | |
/\ result = (w1 :> TRUE @@ w2 :> FALSE @@ w3 :> TRUE) | |
/\ a1Timestamp = 11000 | |
/\ head = 2 | |
State 12: <next_1553899086803916000 line 715, col 3 to line 774, col 2 of module TE> | |
/\ expected = (w1 :> 2 @@ w2 :> 0 @@ w3 :> 2) | |
/\ tail = 2 | |
/\ a3Clock = {"w1":6, "w2":0,"w3":5} | |
/\ pc = (w1 :> "casA" @@ w2 :> "deq" @@ w3 :> "deq") | |
/\ a1Host = w3 | |
/\ disk = <<>> | |
/\ history = <<1, 2>> | |
/\ result = (w1 :> TRUE @@ w2 :> FALSE @@ w3 :> TRUE) | |
/\ a1Timestamp = 12000 | |
/\ head = 2 | |
State 13: <next_1553899086803916000 line 776, col 3 to line 835, col 2 of module TE> | |
/\ expected = (w1 :> 3 @@ w2 :> 0 @@ w3 :> 2) | |
/\ tail = 3 | |
/\ a3Clock = {"w1":7, "w2":0,"w3":5} | |
/\ pc = (w1 :> "wt" @@ w2 :> "deq" @@ w3 :> "deq") | |
/\ a1Host = w1 | |
/\ disk = <<>> | |
/\ history = <<1, 2>> | |
/\ result = (w1 :> TRUE @@ w2 :> FALSE @@ w3 :> TRUE) | |
/\ a1Timestamp = 13000 | |
/\ head = 2 | |
State 14: <next_1553899086803916000 line 837, col 3 to line 896, col 2 of module TE> | |
/\ expected = (w1 :> 3 @@ w2 :> 0 @@ w3 :> 3) | |
/\ tail = 3 | |
/\ a3Clock = {"w1":7, "w2":0,"w3":6} | |
/\ pc = (w1 :> "wt" @@ w2 :> "deq" @@ w3 :> "casA") | |
/\ a1Host = w3 | |
/\ disk = <<>> | |
/\ history = <<1, 2>> | |
/\ result = (w1 :> TRUE @@ w2 :> FALSE @@ w3 :> TRUE) | |
/\ a1Timestamp = 14000 | |
/\ head = 2 | |
State 15: <next_1553899086803916000 line 898, col 3 to line 957, col 2 of module TE> | |
/\ expected = (w1 :> 3 @@ w2 :> 0 @@ w3 :> 4) | |
/\ tail = 4 | |
/\ a3Clock = {"w1":7, "w2":0,"w3":7} | |
/\ pc = (w1 :> "wt" @@ w2 :> "deq" @@ w3 :> "wt") | |
/\ a1Host = w3 | |
/\ disk = <<>> | |
/\ history = <<1, 2>> | |
/\ result = (w1 :> TRUE @@ w2 :> FALSE @@ w3 :> TRUE) | |
/\ a1Timestamp = 15000 | |
/\ head = 2 | |
State 16: <next_1553899086803916000 line 959, col 3 to line 1018, col 2 of module TE> | |
/\ expected = (w1 :> 3 @@ w2 :> 4 @@ w3 :> 4) | |
/\ tail = 4 | |
/\ a3Clock = {"w1":7, "w2":1,"w3":7} | |
/\ pc = (w1 :> "wt" @@ w2 :> "casA" @@ w3 :> "wt") | |
/\ a1Host = w2 | |
/\ disk = <<>> | |
/\ history = <<1, 2>> | |
/\ result = (w1 :> TRUE @@ w2 :> FALSE @@ w3 :> TRUE) | |
/\ a1Timestamp = 16000 | |
/\ head = 2 | |
State 17: <next_1553899086803916000 line 1020, col 3 to line 1079, col 2 of module TE> | |
/\ expected = (w1 :> 3 @@ w2 :> 5 @@ w3 :> 4) | |
/\ tail = 5 | |
/\ a3Clock = {"w1":7, "w2":2,"w3":7} | |
/\ pc = (w1 :> "wt" @@ w2 :> "wt" @@ w3 :> "wt") | |
/\ a1Host = w2 | |
/\ disk = <<>> | |
/\ history = <<1, 2>> | |
/\ result = (w1 :> TRUE @@ w2 :> TRUE @@ w3 :> TRUE) | |
/\ a1Timestamp = 17000 | |
/\ head = 2 | |
State 18: <next_1553899086803916000 line 1081, col 3 to line 1140, col 2 of module TE> | |
/\ expected = (w1 :> 3 @@ w2 :> 5 @@ w3 :> 4) | |
/\ tail = -1 | |
/\ a3Clock = {"w1":8, "w2":2,"w3":7} | |
/\ pc = (w1 :> "Done" @@ w2 :> "wt" @@ w3 :> "wt") | |
/\ a1Host = w1 | |
/\ disk = <<>> | |
/\ history = <<1, 2>> | |
/\ result = (w1 :> TRUE @@ w2 :> TRUE @@ w3 :> TRUE) | |
/\ a1Timestamp = 18000 | |
/\ head = 2 | |
State 19: <next_1553899086803916000 line 1142, col 3 to line 1201, col 2 of module TE> | |
/\ expected = (w1 :> 3 @@ w2 :> 5 @@ w3 :> 4) | |
/\ tail = -1 | |
/\ a3Clock = {"w1":8, "w2":2,"w3":8} | |
/\ pc = (w1 :> "Done" @@ w2 :> "wt" @@ w3 :> "Done") | |
/\ a1Host = w3 | |
/\ disk = <<>> | |
/\ history = <<1, 2>> | |
/\ result = (w1 :> TRUE @@ w2 :> TRUE @@ w3 :> TRUE) | |
/\ a1Timestamp = 19000 | |
/\ head = 2 | |
State 20: <next_1553899086803916000 line 1203, col 3 to line 1262, col 2 of module TE> | |
/\ expected = (w1 :> 3 @@ w2 :> 5 @@ w3 :> 4) | |
/\ tail = -1 | |
/\ a3Clock = {"w1":8, "w2":3,"w3":8} | |
/\ pc = (w1 :> "Done" @@ w2 :> "Done" @@ w3 :> "Done") | |
/\ a1Host = w2 | |
/\ disk = <<>> | |
/\ history = <<1, 2>> | |
/\ result = (w1 :> TRUE @@ w2 :> TRUE @@ w3 :> TRUE) | |
/\ a1Timestamp = 20000 | |
/\ head = 2 |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment