Created
October 22, 2018 11:17
-
-
Save lp6m/021c23d12f2fe95c0b75980805b23b6b to your computer and use it in GitHub Desktop.
Modified Device Tree
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
/include/ "system-conf.dtsi" | |
#include <dt-bindings/gpio/gpio.h> | |
#include <dt-bindings/media/xilinx-vip.h> | |
/ { | |
model = "Zynq Zybo Z7 Development Board"; | |
compatible = "digilent,zynq-zyboz7", "xlnx,zynq-7000"; | |
chosen { | |
bootargs = "console=ttyPS0,115200 earlyprintk uio_pdrv_genirq.of_id=generic-uio"; | |
}; | |
usb_phy0: usb_phy@0 { | |
compatible = "ulpi-phy"; | |
#phy-cells = <0>; | |
reg = <0xe0002000 0x1000>; | |
view-port = <0x0170>; | |
drv-vbus; | |
}; | |
}; | |
&gem0 { | |
phy-handle = <ðernet_phy>; | |
/* phy-reset-gpio = <&axi_gpio_eth 0 0>; | |
phy-reset-active-low; | |
phy-reset-duration = <10>; */ | |
ethernet_phy: ethernet-phy@1 { /* rtl8211e-vl */ | |
reg = <1>; | |
device_type = "ethernet-phy"; | |
}; | |
}; | |
&usb0 { | |
dr_mode = "host"; | |
usb-phy = <&usb_phy0>; | |
}; | |
&sdhci0 { | |
u-boot,dm-pre-reloc; | |
}; | |
&uart1 { | |
u-boot,dm-pre-reloc; | |
}; | |
&qspi { | |
u-boot,dm-pre-reloc; | |
}; | |
&flash0 { | |
compatible = "micron,m25p80", "s25fl128s", "spi-flash"; | |
}; | |
&amba_pl { | |
encoder_0: digilent_encoder { | |
compatible = "digilent,drm-encoder"; | |
digilent,fmax = <150000>; | |
digilent,edid-i2c = <&i2c0>; | |
}; | |
xilinx_drm { | |
compatible = "xlnx,drm"; | |
xlnx,vtc = <&v_tc_out>; | |
xlnx,connector-type = "HDMIA"; | |
xlnx,encoder-slave = <&encoder_0>; | |
clocks = <&axi_dynclk_0>; | |
planes { | |
xlnx,pixel-format = "rgb888"; | |
plane0 { | |
dmas = <&axi_vdma_1 0>; | |
dma-names = "dma0"; | |
}; | |
}; | |
}; | |
}; | |
&axi_dynclk_0 { | |
compatible = "digilent,axi-dynclk"; | |
#clock-cells = <0>; | |
clocks = <&clkc 15>; | |
}; | |
&axi_vdma_1 { | |
dma-ranges = <0x00000000 0x00000000 0x40000000>; | |
}; | |
&v_tc_out { | |
compatible = "xlnx,v-tc-5.01.a"; | |
}; | |
&v_tc_in { | |
compatible = "generic-uio"; | |
}; | |
&axi_vdma_0 { | |
compatible = "generic-uio"; | |
}; | |
&axi_gpio_video { | |
compatible = "generic-uio"; | |
}; | |
&pwm_rgb { | |
compatible = "generic-uio"; | |
}; | |
&amba_pl { | |
i2s_clk: i2s_clk { | |
#clock-cells = <0>; | |
compatible = "fixed-clock"; | |
clock-frequency = <12000000>; | |
clock-output-names = "i2s_clk"; | |
}; | |
sound { | |
compatible = "simple-audio-card"; | |
simple-audio-card,name = "Zybo-Z7-Sound-Card"; | |
simple-audio-card,format = "i2s"; | |
simple-audio-card,bitclock-master = <&dailink0_master>; | |
simple-audio-card,frame-master = <&dailink0_master>; | |
simple-audio-card,widgets = | |
"Microphone", "Microphone Jack", | |
"Headphone", "Headphone Jack", | |
"Line", "Line In Jack"; | |
simple-audio-card,routing = | |
"MICIN", "Microphone Jack", | |
"Headphone Jack", "LHPOUT", | |
"Headphone Jack", "RHPOUT", | |
"LLINEIN", "Line In Jack", | |
"RLINEIN", "Line In Jack"; | |
dailink0_master: simple-audio-card,cpu { | |
clocks = <&i2s_clk>; | |
sound-dai = <&axi_i2s_adi_0>; | |
}; | |
simple-audio-card,codec { | |
clocks = <&i2s_clk>; | |
sound-dai = <&ssm2603>; | |
}; | |
}; | |
}; | |
&axi_i2s_adi_0 { | |
#sound-dai-cells = <0>; | |
compatible = "adi,axi-i2s-1.00.a"; | |
clocks = <&clkc 15>, <&i2s_clk>; | |
clock-names = "axi", "ref"; | |
dmas = <&dmac_s 0 &dmac_s 1>; | |
dma-names = "tx", "rx"; | |
}; | |
&i2c1 { | |
ssm2603: ssm2603@1a{ | |
#sound-dai-cells = <0>; | |
compatible = "adi,ssm2603"; | |
reg = <0x1a>; | |
}; | |
}; | |
&axi_gpio_led { | |
compatible = "generic-uio"; | |
}; | |
&axi_gpio_sw_btn { | |
compatible = "generic-uio"; | |
}; | |
&axi_gpio_eth { | |
#gpio-cells = <3>; | |
clock-names = "s_axi_aclk"; | |
clocks = <&clkc 15>; | |
}; | |
/ { | |
pcam_clk: pcam_clk { | |
#clock-cells = <0>; | |
compatible = "fixed-clock"; | |
clock-frequency = <12000000>; | |
}; | |
DOVDD: fixed_regulator_DOVDD@0 { | |
compatible = "regulator-fixed"; | |
regulator-name = "DOVDD_reg"; | |
regulator-min-microvolt = <1800000>; | |
regulator-max-microvolt = <1800000>; | |
gpio = <&gpio0 56 GPIO_ACTIVE_HIGH>; | |
startup-delay-us = <50000>; | |
enable-active-high; | |
}; | |
AVDD: fixed_regulator_AVDD@1 { | |
compatible = "regulator-fixed"; | |
regulator-name = "AVDD_reg"; | |
regulator-min-microvolt = <2800000>; | |
regulator-max-microvolt = <2800000>; | |
}; | |
DVDD: fixed_regulator_DVDD@2 { | |
compatible = "regulator-fixed"; | |
regulator-name = "DVDD_reg"; | |
regulator-min-microvolt = <1500000>; | |
regulator-max-microvolt = <1500000>; | |
}; | |
}; | |
&axi_iic_0 { | |
clocks = <&clkc 15>; | |
ov5640: camera@3c { | |
compatible = "ovti,ov5640"; | |
reg = <0x3c>; | |
clocks = <&pcam_clk>; | |
clock-names = "xclk"; | |
DOVDD-supply = <&DOVDD>; /* 1.8v */ | |
AVDD-supply = <&AVDD>; /* 2.8v */ | |
DVDD-supply = <&DVDD>; /* 1.5v */ | |
powerdown-gpios = <&gpio0 58 GPIO_ACTIVE_HIGH>; | |
reset-gpios = <&gpio0 59 GPIO_ACTIVE_LOW>; | |
port { | |
ov5640_to_mipi_csi2: endpoint { | |
remote-endpoint = <&mipi_csi2_from_ov5640>; | |
clock-lanes = <0>; | |
data-lanes = <1 2>; | |
}; | |
}; | |
}; | |
}; | |
&mipi_csi2_rx_subsystem_0 { | |
compatible = "xlnx,mipi-csi2-rx-subsystem-2.0"; | |
clocks = <&clkc 15>; | |
xlnx,max-lanes = <0x2>; | |
xlnx,dphy-present; | |
xlnx,vc = <0x4>; | |
xlnx,csi-pxl-format = "YUV422_8bit"; | |
xlnx,vfb; | |
xlnx,ppc = <0x1>; | |
xlnx,axis-tdata-width = <0x10>; | |
reset-gpios = <&gpio0 57 GPIO_ACTIVE_LOW>; | |
ports { | |
#address-cells = <1>; | |
#size-cells = <0>; | |
port@0 { | |
reg = <0>; | |
xlnx,video-format = <XVIP_VF_YUV_422>; | |
xlnx,video-width = <8>; | |
mipi_csi2_out: endpoint { | |
remote-endpoint = <&vcap_in>; | |
}; | |
}; | |
port@1 { | |
reg = <1>; | |
xlnx,video-format = <XVIP_VF_YUV_422>; | |
xlnx,video-width = <8>; | |
mipi_csi2_from_ov5640: endpoint { | |
data-lanes = <1 2>; | |
remote-endpoint = <&ov5640_to_mipi_csi2>; | |
}; | |
}; | |
}; | |
}; | |
/*&v_frmbuf_wr_0 { | |
#dma-cells = <1>; | |
compatible = "xlnx,axi-frmbuf-wr-v2"; | |
clocks = <&clkc 15>; | |
clock-names = "axis"; | |
reset-gpios = <&gpio0 54 GPIO_ACTIVE_LOW>; | |
xlnx,dma-addr-width = <32>; | |
xlnx,vid-formats = "yuyv", "uyvy", "nv16"; | |
xlnx,pixels-per-clock = <1>; | |
};*/ | |
&amba_pl { | |
video_cap { | |
compatible = "xlnx,video"; | |
dmas = <&axi_vdma_2 0>; | |
dma-names = "port0"; | |
ports { | |
#address-cells = <1>; | |
#size-cells = <0>; | |
port@0 { | |
reg = <0>; | |
direction = "input"; | |
vcap_in: endpoint { | |
remote-endpoint = <&mipi_csi2_out>; | |
}; | |
}; | |
}; | |
}; | |
}; | |
/* | |
&v_proc_ss_0 { | |
compatible = "xlnx,v-vpss-scaler"; | |
clocks = <&clkc 15>; | |
xlnx,num-hori-taps = <8>; | |
xlnx,num-vert-taps = <8>; | |
xlnx,max-num-phases = <64>; | |
xlnx,max-lines = <2160>; | |
xlnx,max-pixels = <3840>; | |
xlnx,pix-per-clk = <1>; | |
reset-gpios = <&gpio0 55 GPIO_ACTIVE_LOW>; | |
ports { | |
#address-cells = <1>; | |
#size-cells = <0>; | |
port@0 { | |
reg = <0>; | |
xlnx,video-format = <XVIP_VF_YUV_422>; | |
xlnx,video-width = <8>; | |
scaler_in: endpoint { | |
remote-endpoint = <&mipi_csi2_out>; | |
}; | |
}; | |
port@1 { | |
reg = <1>; | |
xlnx,video-format = <XVIP_VF_YUV_422>; | |
xlnx,video-width = <8>; | |
scaler_out: endpoint { | |
remote-endpoint = <&vcap_in>; | |
}; | |
}; | |
}; | |
}; | |
*/ | |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment