Last active
July 9, 2020 11:57
-
-
Save martin-g/453f08547b5a569523e9e1bb27549886 to your computer and use it in GitHub Desktop.
Apache Tomcat performance testing x86_64
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Architecture: x86_64 | |
CPU op-mode(s): 32-bit, 64-bit | |
Byte Order: Little Endian | |
Address sizes: 42 bits physical, 48 bits virtual | |
CPU(s): 8 | |
On-line CPU(s) list: 0-7 | |
Thread(s) per core: 2 | |
Core(s) per socket: 4 | |
Socket(s): 1 | |
NUMA node(s): 1 | |
Vendor ID: GenuineIntel | |
CPU family: 6 | |
Model: 85 | |
Model name: Intel(R) Xeon(R) Gold 6266C CPU @ 3.00GHz | |
Stepping: 7 | |
CPU MHz: 3000.000 | |
BogoMIPS: 6000.00 | |
Hypervisor vendor: KVM | |
Virtualization type: full | |
L1d cache: 128 KiB | |
L1i cache: 128 KiB | |
L2 cache: 4 MiB | |
L3 cache: 30.3 MiB | |
NUMA node0 CPU(s): 0-7 | |
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush mmx fxsr sse sse2 ss ht syscall nx pdpe1gb rdtscp lm constant_tsc rep_good nopl xtopology nons | |
top_tsc cpuid tsc_known_freq pni pclmulqdq ssse3 fma cx16 pcid sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand hypervisor lahf_lm abm 3dnowpref | |
etch invpcid_single ssbd ibrs ibpb stibp ibrs_enhanced fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm mpx avx512f avx512dq rdseed adx smap clflushopt clwb avx51 | |
2cd avx512bw avx512vl xsaveopt xsavec xgetbv1 arat avx512_vnni md_clear flush_l1d arch_capabilities |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment