Martin Cejp mcejp
mcejp
/ VGASimulator.py
Created
May 9, 2022 22:03
— forked from pvieito/VGASimulator.py
Simulate and view VGA output from a VHDL simulation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
| #!/usr/bin/env python3 | |
| '''VGASimulator.py - Pedro José Pereira Vieito © 2016 | |
| View VGA output from a VHDL simulation. | |
| Ported from VGA Simulator: | |
| https://github.com/MadLittleMods/vga-simulator | |
| by Eric Eastwood <contact@ericeastwood.com> | |
| More info about how to generate VGA output from VHDL simulation here: | |
| http://ericeastwood.com/blog/8/vga-simulator-getting-started |