Created
March 25, 2014 19:44
-
-
Save ngreatorex/9769732 to your computer and use it in GitHub Desktop.
lspci -vvv on Mirabox after boot
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
mirabox ~ # lspci -vvv | |
00:01.0 PCI bridge: Marvell Technology Group Ltd. Device 6710 (rev 01) (prog-if 00 [Normal decode]) | |
Control: I/O- Mem- BusMaster- SpecCycle- MemWINV- VGASnoop- ParErr+ Stepping- SERR+ FastB2B- DisINTx- | |
Status: Cap- 66MHz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- INTx- | |
Bus: primary=00, secondary=01, subordinate=01, sec-latency=0 | |
I/O behind bridge: 0000f000-00000fff | |
Memory behind bridge: fff00000-000fffff | |
Prefetchable memory behind bridge: 00000000-000fffff | |
Secondary status: 66MHz- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- <SERR- <PERR- | |
BridgeCtl: Parity- SERR- NoISA- VGA- MAbort- >Reset- FastB2B- | |
PriDiscTmr- SecDiscTmr- DiscTmrStat- DiscTmrSERREn- | |
00:02.0 PCI bridge: Marvell Technology Group Ltd. Device 6710 (rev 01) (prog-if 00 [Normal decode]) | |
Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr+ Stepping- SERR+ FastB2B- DisINTx- | |
Status: Cap- 66MHz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- INTx- | |
Latency: 0, Cache Line Size: 64 bytes | |
Bus: primary=00, secondary=02, subordinate=02, sec-latency=0 | |
I/O behind bridge: 0000f000-00000fff | |
Memory behind bridge: e0000000-e00fffff | |
Prefetchable memory behind bridge: 00000000-000fffff | |
Secondary status: 66MHz- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- <SERR- <PERR- | |
BridgeCtl: Parity- SERR- NoISA- VGA- MAbort- >Reset- FastB2B- | |
PriDiscTmr- SecDiscTmr- DiscTmrStat- DiscTmrSERREn- | |
02:00.0 USB controller: Fresco Logic FL1009 USB 3.0 Host Controller (rev 02) (prog-if 30 [XHCI]) | |
Subsystem: Fresco Logic Device 0000 | |
Control: I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr+ Stepping- SERR+ FastB2B- DisINTx+ | |
Status: Cap+ 66MHz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- INTx- | |
Latency: 0, Cache Line Size: 64 bytes | |
Interrupt: pin A routed to IRQ 106 | |
Region 0: Memory at e0000000 (64-bit, non-prefetchable) [size=64K] | |
Region 2: Memory at e0010000 (64-bit, non-prefetchable) [size=4K] | |
Region 4: Memory at e0011000 (64-bit, non-prefetchable) [size=4K] | |
Capabilities: [40] Power Management version 3 | |
Flags: PMEClk- DSI- D1+ D2- AuxCurrent=0mA PME(D0+,D1+,D2-,D3hot+,D3cold-) | |
Status: D0 NoSoftRst- PME-Enable- DSel=0 DScale=0 PME- | |
Capabilities: [50] MSI: Enable- Count=1/8 Maskable- 64bit+ | |
Address: 0000000000000000 Data: 0000 | |
Capabilities: [70] Express (v2) Endpoint, MSI 00 | |
DevCap: MaxPayload 512 bytes, PhantFunc 0, Latency L0s unlimited, L1 unlimited | |
ExtTag- AttnBtn- AttnInd- PwrInd- RBE+ FLReset- | |
DevCtl: Report errors: Correctable- Non-Fatal- Fatal- Unsupported- | |
RlxdOrd+ ExtTag- PhantFunc- AuxPwr- NoSnoop+ | |
MaxPayload 128 bytes, MaxReadReq 512 bytes | |
DevSta: CorrErr- UncorrErr- FatalErr- UnsuppReq- AuxPwr- TransPend- | |
LnkCap: Port #0, Speed 5GT/s, Width x1, ASPM L0s L1, Latency L0 unlimited, L1 unlimited | |
ClockPM- Surprise- LLActRep- BwNot- | |
LnkCtl: ASPM Disabled; RCB 64 bytes Disabled- Retrain- CommClk- | |
ExtSynch- ClockPM- AutWidDis- BWInt- AutBWInt- | |
LnkSta: Speed 2.5GT/s, Width x1, TrErr- Train- SlotClk+ DLActive- BWMgmt- ABWMgmt- | |
DevCap2: Completion Timeout: Not Supported, TimeoutDis+, LTR-, OBFF Not Supported | |
DevCtl2: Completion Timeout: 50us to 50ms, TimeoutDis-, LTR-, OBFF Disabled | |
LnkCtl2: Target Link Speed: 5GT/s, EnterCompliance- SpeedDis- | |
Transmit Margin: Normal Operating Range, EnterModifiedCompliance- ComplianceSOS- | |
Compliance De-emphasis: -6dB | |
LnkSta2: Current De-emphasis Level: -3.5dB, EqualizationComplete-, EqualizationPhase1- | |
EqualizationPhase2-, EqualizationPhase3-, LinkEqualizationRequest- | |
Capabilities: [b0] MSI-X: Enable+ Count=8 Masked- | |
Vector table: BAR=2 offset=00000000 | |
PBA: BAR=4 offset=00000000 | |
Capabilities: [100 v1] Advanced Error Reporting | |
UESta: DLP- SDES- TLP- FCP- CmpltTO- CmpltAbrt- UnxCmplt- RxOF- MalfTLP- ECRC- UnsupReq- ACSViol- | |
UEMsk: DLP- SDES- TLP- FCP- CmpltTO- CmpltAbrt- UnxCmplt- RxOF- MalfTLP- ECRC- UnsupReq- ACSViol- | |
UESvrt: DLP+ SDES+ TLP- FCP+ CmpltTO- CmpltAbrt- UnxCmplt- RxOF+ MalfTLP+ ECRC- UnsupReq- ACSViol- | |
CESta: RxErr- BadTLP- BadDLLP- Rollover- Timeout- NonFatalErr- | |
CEMsk: RxErr- BadTLP- BadDLLP- Rollover- Timeout- NonFatalErr+ | |
AERCap: First Error Pointer: 00, GenCap+ CGenEn- ChkCap+ ChkEn- | |
Kernel driver in use: xhci_hcd | |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment