Skip to content

Instantly share code, notes, and snippets.

View gist:8f559ace77e208678d860f319e821e8c
diff --git a/drivers/video/rockchip/rk_vop.c b/drivers/video/rockchip/rk_vop.c
index ff1a80384d..3bae22a5bc 100644
--- a/drivers/video/rockchip/rk_vop.c
+++ b/drivers/video/rockchip/rk_vop.c
@@ -425,7 +425,7 @@ int rk_vop_bind(struct udevice *dev)
{
struct video_uc_platdata *plat = dev_get_uclass_platdata(dev);
- plat->size = 4 * (CONFIG_VIDEO_ROCKCHIP_MAX_XRES *
+ plat->size = VIDEO_BPP32 * (CONFIG_VIDEO_ROCKCHIP_MAX_XRES *
View gist:5ad51cbdd0869423f4d8f790fe275835
U-Boot SPL 2020.07-rc3-00051-g3e91f74ad4-dirty (May 29 2020 - 17:04:59 +0530)
WDT: Not found!
Trying to boot from MMC1
U-Boot 2020.07-rc3-00051-g3e91f74ad4-dirty (May 29 2020 - 17:04:59 +0530)
CPU: Freescale i.MX6UL rev1.1 528 MHz (running at 396 MHz)
CPU: Industrial temperature grade (-40C to 105C) at 46C
Reset cause: POR
View OPTEE-i.MX6UL Log
U-Boot 2020.07-rc3-00051-g3e91f74ad4-dirty (May 29 2020 - 00:41:44 +0530)
CPU: Freescale i.MX6UL rev1.1 528 MHz (running at 396 MHz)
CPU: Industrial temperature grade (-40C to 105C) at 46C
Reset cause: POR
Model: Engicam Is.IoT MX6UL eMMC Starterkit
DRAM: 64 MiB
MMC: FSL_SDHC: 0, FSL_SDHC: 1
Loading Environment from MMC... OK
In: serial
View OPTEE-i.MX6UL
diff --git a/board/engicam/common/board.c b/board/engicam/common/board.c
index 2907e2a8e5..5b4db63ffc 100644
--- a/board/engicam/common/board.c
+++ b/board/engicam/common/board.c
@@ -199,7 +199,7 @@ int board_init(void)
int dram_init(void)
{
- gd->ram_size = imx_ddr_size();
+ gd->ram_size = imx_ddr_size() - 0x4000000;
@openedev
openedev / log
Last active Apr 19, 2020
sifive tx
View log
/* Enqueue n_words for transmission */
for (i = 0; i < n_words; i++) {
if (!tx_ptr)
sifive_spi_tx(spi, NULL);
else
sifive_spi_tx(spi, tx_ptr++);
}
View sifive quad read
remaining 33546632, n_words 8
**************dump********************
SCKDIV=0x4
SCKMODE=0x0
CSID=0x0
CSDEF=0x1
CSMODE=0x2
DE0=0x10001
DE1=0x1
FMT=0x80002
View SiFive SPI - Quad mode
// SPDX-License-Identifier: GPL-2.0+
/*
* Copyright 2018 SiFive, Inc.
* Copyright 2019 Bhargav Shah <bhargavshah1988@gmail.com>
*
* SiFive SPI controller driver (master mode only)
*/
#include <common.h>
#include <dm.h>
View python-scipy build
>>> python-scipy 1.4.1 Extracting
gzip -d -c /home/jagan/work/code/buildroot/dl/python-scipy/scipy-1.4.1.tar.gz | tar --strip-components=1 -C /home/jagan/work/code/buildroot/output/build/python-scipy-1.4.1 -xf -
>>> python-scipy 1.4.1 Patching
>>> python-scipy 1.4.1 Configuring
rm -f /home/jagan/work/code/buildroot/output/build/python-scipy-1.4.1/site.cfg
echo "[DEFAULT]" >> /home/jagan/work/code/buildroot/output/build/python-scipy-1.4.1/site.cfg
echo "library_dirs = /home/jagan/work/code/buildroot/output/host/aarch64-buildroot-linux-gnu/sysroot/usr/lib" >> /home/jagan/work/code/buildroot/output/build/python-scipy-1.4.1/site.cfg
echo "include_dirs = /home/jagan/work/code/buildroot/output/host/aarch64-buildroot-linux-gnu/sysroot/usr/include" >> /home/jagan/work/code/buildroot/output/build/python-scipy-1.4.1/site.cfg
>>> python-scipy 1.4.1 Building
(cd /home/jagan/work/code/buildroot/output/build/python-scipy-1.4.1//; _PYTHON_SYSCONFIGDATA_NAME="_sysconfigdata__linux_aarch64-linux-gnu" PATH="/home/jagan/work/
@openedev
openedev / gist:7f7cb16af644d09f11fc49f42cbc2de9
Last active Mar 15, 2020
Tensorflow-2.2.0-rc1 for aarch64
View gist:7f7cb16af644d09f11fc49f42cbc2de9
cd output/build/python-tensorflow-2.2.0-rc1
add endof WORKSPACE file
new_local_repository(
name = "aarch64_compiler",
path = "/mnt/br/output/host",
build_file = "aarch64-compiler/aarch64_compiler.BUILD",
)
View gst1-rockchip-extra
From 92243d1e1b073fa0c366c8e842344f42c04ac6b4 Mon Sep 17 00:00:00 2001
From: Jagan Teki <jagan@amarulasolutions.com>
Date: Thu, 20 Feb 2020 23:35:00 +0530
Subject: [PATCH] rkcamsrc: Fix build error with
-Werror=deprecated-declarations
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
Fixes: