Skip to content

Instantly share code, notes, and snippets.

@sam-falvo
Created July 8, 2024 05:56
Show Gist options
  • Save sam-falvo/f1a196eddf4188d079c5df256a6ae389 to your computer and use it in GitHub Desktop.
Save sam-falvo/f1a196eddf4188d079c5df256a6ae389 to your computer and use it in GitHub Desktop.
Result of trying to synthesize with Amaranth 0.4.3
kc5tja@pop-os:~/git/sr.ht/kcp530x0/rtl$ python top.py
ERROR: Found error in internal cell \top.pipeline.xrf.\rdport2 ($mem_v2) at kernel/rtlil.cc:1605:
cell $mem_v2 \rdport2
parameter \MEMID "\\rdport2"
parameter \WR_WIDE_CONTINUATION 1'0
parameter \WR_PRIORITY_MASK 1'0
parameter \WR_CLK_POLARITY 1'1
parameter \WR_CLK_ENABLE 1'1
parameter \WR_PORTS 1
parameter \RD_INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000000
parameter \RD_SRST_VALUE 64'0000000000000000000000000000000000000000000000000000000000000000
parameter \RD_ARST_VALUE 64'0000000000000000000000000000000000000000000000000000000000000000
parameter \RD_CE_OVER_SRST 1'0
parameter \RD_WIDE_CONTINUATION 1'0
parameter \RD_COLLISION_X_MASK 1'0
parameter \RD_TRANSPARENCY_MASK 1'1
parameter \RD_CLK_POLARITY 1'1
parameter \RD_CLK_ENABLE 1'1
parameter \RD_PORTS 1
parameter \INIT 2048'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
parameter \WIDTH 64
parameter \ABITS 5
parameter \OFFSET 0
parameter \SIZE 32
connect \WR_DATA \mem2_w_data
connect \WR_ADDR \mem2_w_addr
connect \WR_EN { \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en \mem2_w_en }
connect \WR_CLK \clk
connect \RD_DATA \mem2_r_data
connect \RD_ADDR \mem2_r_addr
connect \RD_SRST 1'0
connect \RD_ARST 1'0
connect \RD_EN \mem2_r_en
connect \RD_CLK \clk
end
Traceback (most recent call last):
File "/home/kc5tja/git/sr.ht/kcp530x0/rtl/top.py", line 110, in <module>
DummyChip().build(Top(), do_program=do_program)
File "/home/kc5tja/.local/lib/python3.10/site-packages/amaranth/build/plat.py", line 109, in build
products = plan.execute_local(build_dir)
File "/home/kc5tja/.local/lib/python3.10/site-packages/amaranth/build/run.py", line 104, in execute_local
subprocess.check_call(["sh", f"{self.script}.sh"],
File "/usr/lib/python3.10/subprocess.py", line 369, in check_call
raise CalledProcessError(retcode, cmd)
subprocess.CalledProcessError: Command '['sh', 'build_top.sh']' returned non-zero exit status 1.
kc5tja@pop-os:~/git/sr.ht/kcp530x0/rtl$ type build_top.sh
bash: type: build_top.sh: not found
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment