Created
March 2, 2019 17:11
-
-
Save shumvgolove/0ec74c253b647b41d737eac613d62005 to your computer and use it in GitHub Desktop.
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
[ 244.618491] Chrome_~dThread[1422]: segfault at 0 ip 00007f13dd7e1de7 sp 00007f13d5d71ab0 error 6 in libxul.so[7f13dd7ce000+3774000] | |
[ 244.618498] Chrome_~dThread[1340]: segfault at 0 ip 00007f15761cfde7 sp 00007f156e75fab0 error 6 | |
[ 244.618499] Code: b2 04 48 8d 15 6a 12 7e 03 48 89 10 c7 04 25 00 00 00 00 00 00 00 00 0f 0b 48 8b 05 33 19 b2 04 48 8d 0d b4 12 7e 03 48 89 08 <c7> 04 25 00 00 00 00 00 00 00 00 0f 0b e8 2f f4 ff ff 48 8b 05 10 | |
[ 244.618500] in libxul.so[7f15761bc000+3774000] | |
[ 244.618502] Chrome_~dThread[1269]: segfault at 0 ip 00007f63f2358de7 sp 00007f63ea8e8ab0 error 6 | |
[ 244.618503] Code: b2 04 48 8d 15 6a 12 7e 03 48 89 10 c7 04 25 00 00 00 00 00 00 00 00 0f 0b 48 8b 05 33 19 b2 04 48 8d 0d b4 12 7e 03 48 89 08 <c7> 04 25 00 00 00 00 00 00 00 00 0f 0b e8 2f f4 ff ff 48 8b 05 10 | |
[ 244.618504] in libxul.so[7f63f2345000+3774000] | |
[ 244.618505] Code: b2 04 48 8d 15 6a 12 7e 03 48 89 10 c7 04 25 00 00 00 00 00 00 00 00 0f 0b 48 8b 05 33 19 b2 04 48 8d 0d b4 12 7e 03 48 89 08 <c7> 04 25 00 00 00 00 00 00 00 00 0f 0b e8 2f f4 ff ff 48 8b 05 10 | |
[ 244.622789] Chrome_~dThread[1148]: segfault at 0 ip 00007f9e347b0de7 sp 00007f9e2cd40ab0 error 6 in libxul.so[7f9e3479d000+3774000] | |
[ 244.622798] Code: b2 04 48 8d 15 6a 12 7e 03 48 89 10 c7 04 25 00 00 00 00 00 00 00 00 0f 0b 48 8b 05 33 19 b2 04 48 8d 0d b4 12 7e 03 48 89 08 <c7> 04 25 00 00 00 00 00 00 00 00 0f 0b e8 2f f4 ff ff 48 8b 05 10 | |
[ 244.933325] DMAR: DRHD: handling fault status reg 2 | |
[ 244.933333] DMAR: [DMA Write] Request device [00:02.0] fault addr fefdc000 [fault reason 05] PTE Write access is not set | |
[ 245.018348] DMAR: DRHD: handling fault status reg 2 | |
[ 245.018355] DMAR: [DMA Write] Request device [00:02.0] fault addr fefdc000 [fault reason 05] PTE Write access is not set |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment